Home
last modified time | relevance | path

Searched refs:REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT (Results 1 – 11 of 11) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/tso/
H A DhalTSO.c170 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 8UL macro
875 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tso/
H A DhalTSO.c119 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 0 macro
772 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tso/
H A DhalTSO.c119 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 0 macro
772 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/tso/
H A DhalTSO.c178 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 8UL macro
903 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tso/
H A DhalTSO.c119 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 0 macro
775 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/tso/
H A DhalTSO.c185 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 8UL macro
953 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/tso/
H A DhalTSO.c186 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 8UL macro
978 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tso/
H A DhalTSO.c119 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 0 macro
773 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/tso/
H A DhalTSO.c186 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 8UL macro
978 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/tso/
H A DhalTSO.c185 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 8UL macro
953 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tso/
H A DhalTSO.c120 #define REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT 0 macro
776 | (u16ClkOutPhase << REG_CLKGEN0_TSO_OUT_PH_TUN_NUM_SHIFT); in HAL_TSO_Set_TSOOut_Phase_Tune()