Home
last modified time | relevance | path

Searched refs:AESDMA_CLK_OFF_EN (Results 1 – 18 of 18) sorted by relevance

/utopia/UTPA2-700.0.x/modules/security/hal/mooney/aesdma/
H A DhalAESDMA.c453 u32Val &= ~AESDMA_CLK_OFF_EN;//Enable Clk in AESDMA_Enable_Clk()
472 …0].Reg_Gate_Clk_AESDMA) , _AESDMA_REG32_R(&_AESDMAClk[0].Reg_Gate_Clk_AESDMA) | AESDMA_CLK_OFF_EN); in AESDMA_Disable_Clk()
H A DregAESDMA.h351 #define AESDMA_CLK_OFF_EN 0x00010000UL //0x19[0] macro
/utopia/UTPA2-700.0.x/modules/security/hal/macan/aesdma/
H A DhalAESDMA.c476 u32Val &= ~AESDMA_CLK_OFF_EN;//Enable Clk in AESDMA_Enable_Clk()
508 …0].Reg_Gate_Clk_AESDMA) , _AESDMA_REG32_R(&_AESDMAClk[0].Reg_Gate_Clk_AESDMA) | AESDMA_CLK_OFF_EN); in AESDMA_Disable_Clk()
H A DregAESDMA.h359 #define AESDMA_CLK_OFF_EN 0x00010000UL //0x19[0] macro
/utopia/UTPA2-700.0.x/modules/security/hal/maxim/aesdma/
H A DhalAESDMA.c479 u32Val &= ~AESDMA_CLK_OFF_EN;//Enable Clk in AESDMA_Enable_Clk()
486 …0].Reg_Gate_Clk_AESDMA) , _AESDMA_REG32_R(&_AESDMAClk[0].Reg_Gate_Clk_AESDMA) | AESDMA_CLK_OFF_EN); in AESDMA_Disable_Clk()
H A DregAESDMA.h364 #define AESDMA_CLK_OFF_EN 0x00010000UL //0x19[0] macro
/utopia/UTPA2-700.0.x/modules/security/hal/manhattan/aesdma/
H A DhalAESDMA.c476 u32Val &= ~AESDMA_CLK_OFF_EN;//Enable Clk in AESDMA_Enable_Clk()
508 …0].Reg_Gate_Clk_AESDMA) , _AESDMA_REG32_R(&_AESDMAClk[0].Reg_Gate_Clk_AESDMA) | AESDMA_CLK_OFF_EN); in AESDMA_Disable_Clk()
H A DregAESDMA.h364 #define AESDMA_CLK_OFF_EN 0x00010000UL //0x19[0] macro
/utopia/UTPA2-700.0.x/modules/security/hal/M7621/aesdma/
H A DhalAESDMA.c479 u32Val &= ~AESDMA_CLK_OFF_EN;//Enable Clk in AESDMA_Enable_Clk()
486 …0].Reg_Gate_Clk_AESDMA) , _AESDMA_REG32_R(&_AESDMAClk[0].Reg_Gate_Clk_AESDMA) | AESDMA_CLK_OFF_EN); in AESDMA_Disable_Clk()
H A DregAESDMA.h364 #define AESDMA_CLK_OFF_EN 0x00010000UL //0x19[0] macro
/utopia/UTPA2-700.0.x/modules/security/hal/maserati/aesdma/
H A DhalAESDMA.c495 u32Val &= ~AESDMA_CLK_OFF_EN;//Enable Clk in AESDMA_Enable_Clk()
502 …0].Reg_Gate_Clk_AESDMA) , _AESDMA_REG32_R(&_AESDMAClk[0].Reg_Gate_Clk_AESDMA) | AESDMA_CLK_OFF_EN); in AESDMA_Disable_Clk()
H A DregAESDMA.h380 #define AESDMA_CLK_OFF_EN 0x00010000UL //0x19[0] macro
/utopia/UTPA2-700.0.x/modules/security/hal/M7821/aesdma/
H A DhalAESDMA.c495 u32Val &= ~AESDMA_CLK_OFF_EN;//Enable Clk in AESDMA_Enable_Clk()
502 …0].Reg_Gate_Clk_AESDMA) , _AESDMA_REG32_R(&_AESDMAClk[0].Reg_Gate_Clk_AESDMA) | AESDMA_CLK_OFF_EN); in AESDMA_Disable_Clk()
H A DregAESDMA.h380 #define AESDMA_CLK_OFF_EN 0x00010000UL //0x19[0] macro
/utopia/UTPA2-700.0.x/modules/security/hal/mainz/aesdma/
H A DregAESDMA.h353 #define AESDMA_CLK_OFF_EN 0x00010000UL //0x19[0] macro
H A DhalAESDMA.c484 …0].Reg_Gate_Clk_AESDMA) , _AESDMA_REG32_R(&_AESDMAClk[0].Reg_Gate_Clk_AESDMA) | AESDMA_CLK_OFF_EN); in AESDMA_Disable_Clk()
/utopia/UTPA2-700.0.x/modules/security/hal/messi/aesdma/
H A DregAESDMA.h352 #define AESDMA_CLK_OFF_EN 0x00010000UL //0x19[0] macro
H A DhalAESDMA.c484 …0].Reg_Gate_Clk_AESDMA) , _AESDMA_REG32_R(&_AESDMAClk[0].Reg_Gate_Clk_AESDMA) | AESDMA_CLK_OFF_EN); in AESDMA_Disable_Clk()