| /rk3399_rockchip-uboot/arch/arm/cpu/armv7/sunxi/ |
| H A D | psci.c | 197 u32 scr; in cp15_read_scr() local
199 asm volatile ("mrc p15, 0, %0, c1, c1, 0" : "=r" (scr)); in cp15_read_scr()
201 return scr; in cp15_read_scr()
204 static void __secure cp15_write_scr(u32 scr) in cp15_write_scr() argument
206 asm volatile ("mcr p15, 0, %0, c1, c1, 0" : : "r" (scr)); in cp15_write_scr()
218 u32 scr, reg, cpu; in psci_fiq_enter() local
221 scr = cp15_read_scr(); in psci_fiq_enter()
222 cp15_write_scr(scr & ~BIT(0)); in psci_fiq_enter()
243 cp15_write_scr(scr); in psci_fiq_enter()
|
| /rk3399_rockchip-uboot/arch/arm/mach-imx/mx6/ |
| H A D | mp.c | 36 src->scr |= cpu_reset_mask[nr]; in cpu_reset()
42 printf("core %d => %d\n", nr, !!(src->scr & cpu_ctrl_mask[nr])); in cpu_status()
67 src->scr |= cpu_ctrl_mask[nr]; in cpu_release()
85 src->scr &= ~cpu_ctrl_mask[nr]; in cpu_disable()
|
| H A D | soc.c | 721 clrsetbits_le32(&src_reg->scr, SRC_SCR_M4C_NON_SCLR_RST_MASK, in arch_auxiliary_core_up()
732 val = readl(&src_reg->scr); in arch_auxiliary_core_check_up()
|
| /rk3399_rockchip-uboot/drivers/mmc/ |
| H A D | sandbox_mmc.c | 75 u32 *scr = (u32 *)data->dest; in sandbox_mmc_send_cmd() local
77 scr[0] = cpu_to_be32(2 << 24 | 1 << 15); /* SD version 3 */ in sandbox_mmc_send_cmd()
|
| H A D | mmc.c | 1536 ALLOC_CACHE_ALIGN_BUFFER(uint, scr, 2);
1563 data.dest = (char *)scr;
1577 mmc->scr[0] = __be32_to_cpu(scr[0]);
1578 mmc->scr[1] = __be32_to_cpu(scr[1]);
1580 switch ((mmc->scr[0] >> 24) & 0xf) {
1589 if ((mmc->scr[0] >> 15) & 0x1)
1597 if (mmc->scr[0] & SD_DATA_4BIT)
|
| H A D | fsl_esdhc.c | 81 uint scr; /* eSDHC control register */ member
610 esdhc_setbits32(®s->scr, ESDHCCTL_PCS); in esdhc_set_ios_common()
658 esdhc_write32(®s->scr, 0x00000040); in esdhc_init_common()
|
| /rk3399_rockchip-uboot/arch/arm/mach-imx/ |
| H A D | init.c | 99 val = readl(&src_regs->scr); in init_src()
101 writel(val, &src_regs->scr); in init_src()
|
| /rk3399_rockchip-uboot/doc/ |
| H A D | README.distro | 188 specific boot.scr scripts are enabled. This enables distros to generate a
189 U-Boot-specific boot.scr script rather than extlinux.conf as the boot
191 <config_distro_defaults.h> exposes enough parameterization to boot.scr to
192 allow for board-agnostic boot.scr content, this document recommends that
193 distros generate extlinux.conf rather than boot.scr. extlinux.conf is intended
194 to work across multiple bootloaders, whereas boot.scr will only work with
195 U-Boot. TODO: document the contract between U-Boot and boot.scr re: which
196 environment variables a generic boot.scr may rely upon.
261 Mandatory, if the boot script is boot.scr rather than extlinux.conf. The
262 location in RAM where boot.scr will be loaded to prior to execution.
[all …]
|
| H A D | README.sdp | 66 # imx_usb script.scr
74 boot.scr:load 0x12000000,jump 0x12000000
|
| H A D | README.nokia_rx51 | 14 uImage or boot.scr from a fat, ext2/ext3 or ext4 filesystem in external
38 * 1.1 find boot.scr on first fat partition
|
| /rk3399_rockchip-uboot/board/samsung/common/bootscripts/ |
| H A D | autoboot.cmd | 1 # This is an example file to generate boot.scr - a boot script for U-Boot
2 # Generate boot.scr:
3 # ./tools/mkimage -c none -A arm -T script -d autoboot.cmd boot.scr
|
| /rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/ |
| H A D | uart.h | 17 unsigned int scr; member
|
| /rk3399_rockchip-uboot/doc/SPL/ |
| H A D | README.am335x-network | 24 "if tftp 80000000 debrick.scr; then " \
86 $ ./tools/mkimage -A arm -O U-Boot -C none -T script -d <your script> debrick.scr
88 This will create debrick.scr file with your script inside.
90 3. Copy debrick.scr to TFTP root directory. You also need to copy
|
| /rk3399_rockchip-uboot/arch/arm/include/asm/ |
| H A D | armv7m.h | 37 uint32_t scr; /* offset 0x10: System Control Register */ member
|
| /rk3399_rockchip-uboot/board/cobra5272/bdm/ |
| H A D | cobra5272_uboot.gdb | 13 set $scr = $mbar - 1 + 0x004 toplevelVariable
65 set *((unsigned short *) $scr) = 0x0003
|
| /rk3399_rockchip-uboot/include/ |
| H A D | ns16550.h | 90 UART_REG(scr); /* 10*/
|
| /rk3399_rockchip-uboot/arch/m68k/include/asm/coldfire/ |
| H A D | lcd.h | 25 u32 scr; /* 0x28 Sharp Configuration Register */ member
|
| /rk3399_rockchip-uboot/board/lego/ev3/ |
| H A D | README | 13 see if there is a boot.scr file on the first FAT partition of the mmc. If there
|
| /rk3399_rockchip-uboot/arch/m68k/cpu/mcf547x_8x/ |
| H A D | pci.c | 108 out_be32(&pci->scr, PCI_SCR_B | PCI_SCR_M); in pci_mcf547x_8x_init()
|
| /rk3399_rockchip-uboot/arch/m68k/cpu/mcf5445x/ |
| H A D | pci.c | 82 out_be32(&pci->scr, PCI_SCR_B | PCI_SCR_M); in pci_mcf5445x_init()
|
| /rk3399_rockchip-uboot/arch/m68k/include/asm/ |
| H A D | immap_547x_8x.h | 211 u32 scr; /* 0x04 Status / command */ member
|
| H A D | immap_5445x.h | 247 u32 scr; /* 0x04 Status / command Register */ member
|
| /rk3399_rockchip-uboot/arch/arm/include/asm/arch-mx5/ |
| H A D | imx-regs.h | 421 u32 scr; member
|
| /rk3399_rockchip-uboot/drivers/mtd/nand/raw/ |
| H A D | zynq_nand.c | 114 u32 scr; /* 0x14 */ member
278 writel(ZYNQ_NAND_SET_CYCLES, &zynq_nand_smc_base->scr); in zynq_nand_init_nand_flash()
|
| /rk3399_rockchip-uboot/arch/arm/include/asm/arch-vf610/ |
| H A D | imx-regs.h | 294 u32 scr; member
|