Home
last modified time | relevance | path

Searched refs:isb (Results 1 – 25 of 46) sorted by relevance

12

/rk3399_rockchip-uboot/arch/arm/lib/
H A Dgic_64.S100 isb
121 isb
128 isb
138 isb
141 isb
146 isb
149 isb
153 isb
160 isb
166 isb
[all …]
H A Dcache.c117 isb(); in invalidate_l2_cache()
/rk3399_rockchip-uboot/arch/arm/cpu/armv8/
H A Dtlb.S23 isb
27 isb
31 isb
H A Dcache.S29 isb /* sync change of cssidr_el1 */
102 isb
134 isb
149 isb
176 isb
189 isb sy
243 0: isb
258 0: isb
267 0: isb
H A Dgeneric_timer.c34 isb(); in timer_read_counter()
H A Dstart.S154 isb
225 isb
268 isb
H A Dsleep.S162 isb
183 isb
/rk3399_rockchip-uboot/arch/arm/cpu/armv7m/
H A Dcache.c164 isb(); /* Make sure instruction stream sees it */ in action_cache_range()
196 isb(); /* Make sure instruction stream sees it */ in action_dcache_all()
215 isb(); /* Make sure instruction stream sees it */ in dcache_enable()
233 isb(); /* Make sure instruction stream sees it */ in dcache_disable()
304 isb(); /* Make sure instruction stream sees it */ in invalidate_icache_all()
317 isb(); /* Make sure instruction stream sees it */ in icache_enable()
330 isb(); /* flush pipeline */ in icache_disable()
332 isb(); /* subsequent instructions fetch see cache disable effect */ in icache_disable()
H A Dmpu.c43 isb(); /* Make sure instruction stream sees it */ in enable_mpu()
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-armv7/
H A Dgenerictimer.h36 isb
39 1 : isb
45 isb
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/sunxi/
H A Dpsci.c67 isb(); in __mdelay()
71 isb(); in __mdelay()
76 isb(); in __mdelay()
207 isb(); in cp15_write_scr()
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/
H A Dnonsec_virt.S50 isb
65 isb
72 isb
87 isb
201 isb
H A Dcache_v7_asm.S42 isb @ isb to sych the new cssr&csidr
76 isb
115 isb @ isb to sych the new cssr&csidr
146 isb
H A Dpsci.S161 isb
206 isb @ isb to sych the new cssr&csidr
237 isb
246 isb
256 isb
271 isb
H A Dcache_v7.c107 isb(); in v7_inval_tlb()
216 isb(); in invalidate_icache_all()
H A Dsleep.S182 isb
187 isb
H A Dstart.S231 isb @ Recommended ISB after l2actlr update
329 isb
335 isb
345 isb
349 isb
/rk3399_rockchip-uboot/arch/arm/include/asm/
H A Dcache.h28 isb(); in invalidate_l2_cache()
H A Dbarriers.h47 #define isb() ISB macro
H A Darmv7.h82 isb(); in write_l2ctlr()
H A Dsystem.h424 isb(); in set_cr()
438 isb(); in set_dacr()
/rk3399_rockchip-uboot/arch/arm/mach-zynq/
H A Dlowlevel_init.S18 isb
/rk3399_rockchip-uboot/include/
H A Dsysreset.h99 isb(); in reset_cpu()
/rk3399_rockchip-uboot/arch/arm/mach-sunxi/
H A Drmr_switch.S35 isb sy
39 isb sy
/rk3399_rockchip-uboot/arch/arm/mach-kirkwood/include/mach/
H A Dcpu.h93 isb(); in writefr_extra_feature_reg()

12