Home
last modified time | relevance | path

Searched refs:NONE (Results 1 – 25 of 55) sorted by relevance

123

/rk3399_rockchip-uboot/arch/sandbox/cpu/
H A Dsdl.c103 #define NONE (-1) macro
108 NONE, NONE, NONE, NONE, NONE,
109 NONE, NONE, NONE, KEY_BACKSPACE, KEY_TAB,
110 NONE, NONE, NONE, KEY_ENTER, NONE,
111 NONE, NONE, NONE, NONE, KEY_POWER, /* use PAUSE as POWER */
114 NONE, NONE, NONE, NONE, NONE,
115 NONE, NONE, KEY_ESC, NONE, NONE,
116 NONE, NONE, KEY_SPACE, NONE, NONE,
117 NONE, NONE, NONE, NONE, NONE,
120 NONE, NONE, NONE, NONE, KEY_COMMA,
[all …]
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc85xx/
H A Dp2041_serdes.c14 [0x2] = {NONE, NONE, PCIE1, PCIE1, SRIO1, SRIO1, SRIO1, SRIO1,
15 NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
16 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, NONE, NONE, },
17 [0x5] = {NONE, NONE, PCIE1, PCIE3, PCIE2, PCIE2, PCIE2, PCIE2,
18 NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
19 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, NONE, NONE, },
20 [0x8] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
21 PCIE2, PCIE2, PCIE2, NONE, NONE, NONE, NONE, SATA1,
22 SATA2, NONE, NONE, NONE, NONE, },
23 [0x9] = {NONE, NONE, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, PCIE2,
[all …]
H A Dt4240_serdes.c49 {37, {NONE, NONE, QSGMII_FM1_B, NONE,
50 NONE, NONE, QSGMII_FM1_A, NONE} },
51 {38, {NONE, NONE, QSGMII_FM1_B, NONE,
52 NONE, NONE, QSGMII_FM1_A, NONE}},
55 NONE, NONE, QSGMII_FM1_A, NONE} },
58 NONE, NONE, QSGMII_FM1_A, NONE}},
61 NONE, NONE, QSGMII_FM1_A, NONE} },
64 NONE, NONE, QSGMII_FM1_A, NONE}},
67 NONE, NONE, QSGMII_FM1_A, NONE} },
70 NONE, NONE, QSGMII_FM1_A, NONE}},
[all …]
H A Dp1022_serdes.c20 [0x00] = {NONE, NONE, NONE, NONE},
21 [0x01] = {NONE, NONE, NONE, NONE},
22 [0x02] = {NONE, NONE, NONE, NONE},
23 [0x03] = {NONE, NONE, NONE, NONE},
24 [0x04] = {NONE, NONE, NONE, NONE},
27 [0x09] = {PCIE1, NONE, NONE, NONE},
51 [0x04] = {NONE, NONE},
53 [0x07] = {NONE, NONE},
56 [0x0b] = {NONE, NONE},
59 [0x0f] = {NONE, NONE},
[all …]
H A Db4860_serdes.c185 {0x0D, {NONE, NONE, CPRI6, CPRI5,
186 CPRI4, CPRI3, NONE, NONE} },
187 {0x0E, {NONE, NONE, CPRI8, CPRI5,
188 CPRI4, CPRI3, NONE, NONE} },
189 {0x0F, {NONE, NONE, CPRI6, CPRI5,
190 CPRI4, CPRI3, NONE, NONE} },
191 {0x17, {NONE, NONE,
193 NONE, NONE, NONE, NONE} },
194 {0x18, {NONE, NONE,
196 NONE, NONE, NONE, NONE} },
[all …]
H A Dmpc8544_serdes.c19 [0x2] = {PCIE1, PCIE1, PCIE1, PCIE1, NONE, NONE, NONE, NONE},
20 [0x3] = {PCIE1, PCIE1, PCIE1, PCIE1, NONE, NONE, NONE, NONE},
28 [0x1] = {NONE, NONE, SGMII_TSEC1, SGMII_TSEC3},
29 [0x3] = {NONE, NONE, SGMII_TSEC1, SGMII_TSEC3},
30 [0x5] = {NONE, NONE, SGMII_TSEC1, SGMII_TSEC3},
31 [0x6] = {PCIE3, NONE, NONE, NONE},
32 [0x7] = {PCIE3, NONE, SGMII_TSEC1, SGMII_TSEC3},
39 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
47 if (!(serdes2_prtcl_map & (1 << NONE))) in is_serdes_configured()
61 if (serdes1_prtcl_map & (1 << NONE) && in fsl_serdes_init()
[all …]
H A Dp5020_serdes.c16 SGMII_FM1_DTSEC4, NONE, NONE, SATA1, SATA2, },
22 SGMII_FM1_DTSEC4, NONE, NONE, SATA1, SATA2, },
25 NONE, NONE, SATA1, SATA2, },
28 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, SATA1, SATA2, },
39 NONE, NONE, SATA1, SATA2, },
46 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, SATA1, SATA2, },
49 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, SGMII_FM1_DTSEC5, NONE,
50 NONE, NONE, },
53 NONE, NONE, SATA1, SATA2, },
55 AURORA, AURORA, PCIE3, PCIE3, PCIE3, PCIE3, NONE, NONE,
[all …]
H A Dp3041_serdes.c16 SGMII_FM1_DTSEC4, NONE, NONE, SATA1, SATA2, },
22 SGMII_FM1_DTSEC4, NONE, NONE, SATA1, SATA2, },
25 NONE, NONE, SATA1, SATA2, },
28 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, SATA1, SATA2, },
39 NONE, NONE, SATA1, SATA2, },
46 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, NONE, NONE, SATA1, SATA2, },
49 SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC4, SGMII_FM1_DTSEC5, NONE,
50 NONE, NONE, },
53 NONE, NONE, SATA1, SATA2, },
55 AURORA, AURORA, PCIE3, PCIE3, PCIE3, PCIE3, NONE, NONE,
[all …]
H A Dmpc8572_serdes.c18 [0x2] = {PCIE1, PCIE1, PCIE1, PCIE1, NONE, NONE, NONE, NONE},
20 [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
24 [0xd] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
25 [0xe] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
31 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
45 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
73 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
H A Dc29x_serdes.c26 {3, {PCIE1, PCIE1, NONE, NONE} },
27 {4, {PCIE1, PCIE1, NONE, NONE} },
28 {5, {PCIE1, NONE, NONE, NONE} },
29 {6, {PCIE1, NONE, NONE, NONE} },
35 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
50 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
70 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
H A Dp1010_serdes.c20 [0x00] = {NONE, NONE, NONE, NONE},
23 [0x03] = {NONE, SGMII_TSEC1, SGMII_TSEC2, SGMII_TSEC3},
27 [0x00] = {NONE, NONE},
38 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
46 if (!(serdes2_prtcl_map & (1 << NONE))) in is_serdes_configured()
60 if (serdes1_prtcl_map & (1 << NONE) && in fsl_serdes_init()
61 serdes2_prtcl_map & (1 << NONE)) in fsl_serdes_init()
76 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
89 serdes2_prtcl_map |= (1 << NONE); in fsl_serdes_init()
H A Dmpc8548_serdes.c20 [0x5] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
21 [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
27 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
41 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
57 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
H A Dmpc8568_serdes.c20 [0x5] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
21 [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
27 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
41 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
57 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
H A Dmpc8569_serdes.c18 [0x0] = {PCIE1, NONE, NONE, NONE},
21 [0x3] = {SRIO1, SRIO2, NONE, NONE},
22 [0x4] = {PCIE1, NONE, SGMII_TSEC1, SGMII_TSEC2},
24 [0x6] = {PCIE1, NONE, SRIO1, SRIO2},
36 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
50 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
66 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
H A Dp2020_serdes.c18 [0x0] = {PCIE1, NONE, NONE, NONE},
22 [0x7] = {SRIO2, SRIO1, NONE, NONE},
35 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
49 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
65 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
H A Dp1023_serdes.c19 [0x00] = {PCIE1, PCIE2, NONE, NONE},
20 [0x01] = {PCIE1, PCIE2, PCIE3, NONE},
29 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
44 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
59 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
H A Dp4080_serdes.c32 XAUI_FM2, XAUI_FM2, XAUI_FM2, NONE, NONE, NONE, NONE},
36 NONE, NONE, NONE, NONE},
47 [0x1d] = {PCIE1, PCIE1, PCIE3, PCIE3, NONE, SRIO2, NONE, SRIO1,
65 return NONE; in serdes_get_prtcl()
77 if (serdes_cfg_tbl[prtcl][i] != NONE) in is_serdes_prtcl_valid()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra114/
H A Dclock.c66 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
69 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
72 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
74 { CLK(PERIPH), CLK(CGENERAL), CLK(MEMORY), CLK(NONE),
75 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
78 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
81 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
84 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
87 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
90 CLK(EPCI), CLK(NONE), CLK(NONE), CLK(NONE),
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra210/
H A Dclock.c78 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
81 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
84 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
86 { CLK(PERIPH), CLK(CGENERAL), CLK(MEMORY), CLK(NONE),
87 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
90 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
93 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
96 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
99 CLK(EPCI), CLK(NONE), CLK(NONE), CLK(NONE),
102 CLK(CGENERAL), CLK(DISPLAY2), CLK(OSC), CLK(NONE),
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra124/
H A Dclock.c76 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
79 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
82 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
84 { CLK(PERIPH), CLK(CGENERAL), CLK(MEMORY), CLK(NONE),
85 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
88 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
91 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
94 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
97 CLK(EPCI), CLK(NONE), CLK(NONE), CLK(NONE),
100 CLK(CGENERAL), CLK(DISPLAY2), CLK(OSC), CLK(NONE),
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra30/
H A Dclock.c66 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
69 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
72 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
74 { CLK(PERIPH), CLK(CGENERAL), CLK(MEMORY), CLK(NONE),
75 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
78 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
81 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
84 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
87 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
90 CLK(EPCI), CLK(NONE), CLK(NONE), CLK(NONE),
[all …]
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc86xx/
H A Dmpc8610_serdes.c21 [0x7] = {NONE, NONE, NONE, NONE},
27 [0x7] = {NONE, NONE, NONE, NONE},
34 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
42 if (!(serdes2_prtcl_map & (1 << NONE))) in is_serdes_configured()
57 if (serdes1_prtcl_map & (1 << NONE) && in fsl_serdes_init()
58 serdes2_prtcl_map & (1 << NONE)) in fsl_serdes_init()
73 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
86 serdes2_prtcl_map |= (1 << NONE); in fsl_serdes_init()
/rk3399_rockchip-uboot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dls1012a_serdes.c17 {0x2208, {SGMII_2500_FM1_DTSEC1, SGMII_2500_FM1_DTSEC2, NONE, SATA1} },
18 {0x0008, {NONE, NONE, NONE, SATA1} },
19 {0x3508, {SGMII_FM1_DTSEC1, PCIE1, NONE, SATA1} },
20 {0x3305, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, NONE, PCIE1} },
21 {0x2205, {SGMII_2500_FM1_DTSEC1, SGMII_2500_FM1_DTSEC2, NONE, PCIE1} },
22 {0x2305, {SGMII_2500_FM1_DTSEC1, SGMII_FM1_DTSEC2, NONE, PCIE1} },
23 {0x9508, {TX_CLK, PCIE1, NONE, SATA1} },
24 {0x3905, {SGMII_FM1_DTSEC1, TX_CLK, NONE, PCIE1} },
25 {0x9305, {TX_CLK, SGMII_FM1_DTSEC2, NONE, PCIE1} },
69 if (ptr->lanes[i] != NONE) in is_serdes_prtcl_valid()
H A Dls1046a_serdes.c28 {0x1040, {XFI_FM1_MAC9, NONE, QSGMII_FM1_A, NONE} },
29 {0x2040, {SGMII_2500_FM1_DTSEC9, NONE, QSGMII_FM1_A, NONE} },
45 {0x5506, {PCIE1, PCIE2, NONE, PCIE3} },
46 {0x0506, {NONE, PCIE2, NONE, PCIE3} },
47 {0x0559, {NONE, PCIE2, PCIE3, SATA1} },
49 {0x5A06, {PCIE1, SGMII_FM1_DTSEC2, NONE, PCIE3} },
94 if (ptr->lanes[i] != NONE) in is_serdes_prtcl_valid()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra20/
H A Dclock.c65 { CLK(PERIPH), CLK(CGENERAL), CLK(MEMORY), CLK(NONE) },
242 #define NONE(name) (-1) macro
246 NONE(CPU),
247 NONE(RESERVED1),
248 NONE(RESERVED2),
249 NONE(AC97),
250 NONE(RTC),
251 NONE(TMR),
256 NONE(GPIO),
258 NONE(SPDIF), /* 0x08 and 0x0c, unclear which to use */
[all …]

123