Home
last modified time | relevance | path

Searched refs:reg_ufs_srcclkena_mask_b (Results 1 – 25 of 26) sorted by relevance

12

/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_conservation.c149 pwrctrl->reg_ufs_srcclkena_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c188 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_suspend.c205 .reg_ufs_srcclkena_mask_b = 0,
H A Dmt_spm_vcorefs.c221 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_internal.h199 uint8_t reg_ufs_srcclkena_mask_b; member
H A Dmt_spm_internal.c252 ((pwrctrl->reg_ufs_srcclkena_mask_b & 0x1) << 15) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_conservation.c149 pwrctrl->reg_ufs_srcclkena_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c133 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_suspend.c156 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_vcorefs.c179 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_internal.h219 uint8_t reg_ufs_srcclkena_mask_b; member
H A Dmt_spm_internal.c250 ((pwrctrl->reg_ufs_srcclkena_mask_b & 0x1) << 10) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_conservation.c158 pwrctrl->reg_ufs_srcclkena_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c116 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_suspend.c129 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_vcorefs.c119 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_internal.h190 uint8_t reg_ufs_srcclkena_mask_b; member
H A Dmt_spm_internal.c274 ((pwrctrl->reg_ufs_srcclkena_mask_b & 0x1) << 10) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_idle.c193 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_suspend.c212 .reg_ufs_srcclkena_mask_b = 1,
H A Dmt_spm_internal.h294 uint8_t reg_ufs_srcclkena_mask_b; member
H A Dmt_spm_internal.c198 ((pwrctrl->reg_ufs_srcclkena_mask_b & 0x1) << 15) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_idle.c315 .reg_ufs_srcclkena_mask_b = 0x1,
H A Dmt_spm_suspend.c335 .reg_ufs_srcclkena_mask_b = 0x1,
H A Dmt_spm_internal.h370 uint8_t reg_ufs_srcclkena_mask_b; member

12