Home
last modified time | relevance | path

Searched refs:reg_ufs_infra_req_mask_b (Results 1 – 25 of 26) sorted by relevance

12

/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_conservation.c150 pwrctrl->reg_ufs_infra_req_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c190 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_suspend.c207 .reg_ufs_infra_req_mask_b = 0,
H A Dmt_spm_vcorefs.c223 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_internal.h200 uint8_t reg_ufs_infra_req_mask_b; member
H A Dmt_spm_internal.c253 ((pwrctrl->reg_ufs_infra_req_mask_b & 0x1) << 16) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_conservation.c150 pwrctrl->reg_ufs_infra_req_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c134 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_suspend.c157 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_vcorefs.c180 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_internal.h220 uint8_t reg_ufs_infra_req_mask_b; member
H A Dmt_spm_internal.c251 ((pwrctrl->reg_ufs_infra_req_mask_b & 0x1) << 11) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_conservation.c159 pwrctrl->reg_ufs_infra_req_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c117 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_suspend.c130 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_vcorefs.c120 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_internal.h191 uint8_t reg_ufs_infra_req_mask_b; member
H A Dmt_spm_internal.c275 ((pwrctrl->reg_ufs_infra_req_mask_b & 0x1) << 11) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_idle.c195 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_suspend.c214 .reg_ufs_infra_req_mask_b = 1,
H A Dmt_spm_internal.h296 uint8_t reg_ufs_infra_req_mask_b; member
H A Dmt_spm_internal.c199 ((pwrctrl->reg_ufs_infra_req_mask_b & 0x1) << 16) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_idle.c311 .reg_ufs_infra_req_mask_b = 0x1,
H A Dmt_spm_suspend.c331 .reg_ufs_infra_req_mask_b = 0x1,
H A Dmt_spm_internal.h366 uint8_t reg_ufs_infra_req_mask_b; member

12