Home
last modified time | relevance | path

Searched refs:reg_ufs_apsrc_req_mask_b (Results 1 – 25 of 26) sorted by relevance

12

/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_conservation.c151 pwrctrl->reg_ufs_apsrc_req_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c192 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_suspend.c209 .reg_ufs_apsrc_req_mask_b = 0,
H A Dmt_spm_vcorefs.c225 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_internal.h201 uint8_t reg_ufs_apsrc_req_mask_b; member
H A Dmt_spm_internal.c254 ((pwrctrl->reg_ufs_apsrc_req_mask_b & 0x1) << 17) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_conservation.c151 pwrctrl->reg_ufs_apsrc_req_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c135 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_suspend.c158 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_vcorefs.c181 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_internal.h221 uint8_t reg_ufs_apsrc_req_mask_b; member
H A Dmt_spm_internal.c252 ((pwrctrl->reg_ufs_apsrc_req_mask_b & 0x1) << 12) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_conservation.c160 pwrctrl->reg_ufs_apsrc_req_mask_b = 0; in spm_conservation_pwrctrl_init()
H A Dmt_spm_idle.c118 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_suspend.c131 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_vcorefs.c121 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_internal.h192 uint8_t reg_ufs_apsrc_req_mask_b; member
H A Dmt_spm_internal.c276 ((pwrctrl->reg_ufs_apsrc_req_mask_b & 0x1) << 12) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_idle.c197 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_suspend.c216 .reg_ufs_apsrc_req_mask_b = 1,
H A Dmt_spm_internal.h298 uint8_t reg_ufs_apsrc_req_mask_b; member
H A Dmt_spm_internal.c200 ((pwrctrl->reg_ufs_apsrc_req_mask_b & 0x1) << 17) | in __spm_set_power_control()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_idle.c308 .reg_ufs_apsrc_req_mask_b = 0x1,
H A Dmt_spm_suspend.c328 .reg_ufs_apsrc_req_mask_b = 0x1,
H A Dmt_spm_internal.h363 uint8_t reg_ufs_apsrc_req_mask_b; member

12