Home
last modified time | relevance | path

Searched refs:PLATFORM_CLUSTER1_CORE_COUNT (Results 1 – 25 of 40) sorted by relevance

12

/rk3399_ARM-atf/plat/renesas/common/
H A Dplat_topology.c16 PLATFORM_CLUSTER1_CORE_COUNT
42 if (cluster_id == 1 && cpu_id >= PLATFORM_CLUSTER1_CORE_COUNT) in plat_core_pos_by_mpidr()
/rk3399_ARM-atf/plat/renesas/rcar_gen4/include/
H A Dplatform_def.h53 #define PLATFORM_CLUSTER1_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
55 #define PLATFORM_CLUSTER1_CORE_COUNT 0 macro
73 PLATFORM_CLUSTER1_CORE_COUNT + PLATFORM_CLUSTER0_CORE_COUNT)
/rk3399_ARM-atf/plat/rockchip/rk3576/include/
H A Dplatform_def.h43 #define PLATFORM_CLUSTER1_CORE_COUNT 4 macro
44 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/imx/imx8qm/include/
H A Dplatform_def.h22 #define PLATFORM_CLUSTER1_CORE_COUNT U(2) macro
24 PLATFORM_CLUSTER1_CORE_COUNT)
/rk3399_ARM-atf/plat/rockchip/rk3399/include/
H A Dplatform_def.h44 #define PLATFORM_CLUSTER1_CORE_COUNT U(2) macro
45 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/rockchip/rk3588/include/
H A Dplatform_def.h45 #define PLATFORM_CLUSTER1_CORE_COUNT 0 macro
46 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/rockchip/rk3328/include/
H A Dplatform_def.h42 #define PLATFORM_CLUSTER1_CORE_COUNT U(0) macro
43 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/rockchip/px30/include/
H A Dplatform_def.h45 #define PLATFORM_CLUSTER1_CORE_COUNT U(0) macro
46 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/rockchip/rk3368/include/
H A Dplatform_def.h43 #define PLATFORM_CLUSTER1_CORE_COUNT U(4) macro
44 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/rockchip/rk3568/include/
H A Dplatform_def.h45 #define PLATFORM_CLUSTER1_CORE_COUNT 0 macro
46 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/renesas/rcar_gen5/include/
H A Dplatform_def.h39 #define PLATFORM_CLUSTER1_CORE_COUNT 4 macro
52 PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/mediatek/mt8173/include/
H A Dplatform_def.h46 #define PLATFORM_CLUSTER1_CORE_COUNT U(2) macro
47 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/imx/imx7/warp7/include/
H A Dplatform_def.h19 #define PLATFORM_CLUSTER1_CORE_COUNT U(0) macro
22 PLATFORM_CLUSTER1_CORE_COUNT)
/rk3399_ARM-atf/plat/brcm/board/stingray/src/
H A Dtopology.c34 PLATFORM_CLUSTER1_CORE_COUNT,
/rk3399_ARM-atf/plat/st/stm32mp1/include/
H A Dplatform_def.h33 #define PLATFORM_CLUSTER1_CORE_COUNT U(0) macro
34 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/imx/common/
H A Dimx8_topology.c15 PLATFORM_CLUSTER1_CORE_COUNT,
/rk3399_ARM-atf/plat/qemu/common/
H A Dtopology.c22 PLATFORM_CLUSTER1_CORE_COUNT,
/rk3399_ARM-atf/plat/mediatek/mt8173/
H A Dplat_topology.c20 PLATFORM_CLUSTER1_CORE_COUNT
/rk3399_ARM-atf/plat/mediatek/mt8183/
H A Dplat_topology.c19 PLATFORM_CLUSTER1_CORE_COUNT
/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dplatform_def.h85 #define PLATFORM_CLUSTER1_CORE_COUNT U(0) macro
86 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/renesas/rcar_gen4/
H A Dplat_topology.c20 PLATFORM_CLUSTER1_CORE_COUNT, in plat_get_power_domain_tree_desc()
/rk3399_ARM-atf/plat/brcm/board/stingray/include/
H A Dplatform_def.h27 #define PLATFORM_CLUSTER1_CORE_COUNT 2 macro
35 PLATFORM_CLUSTER1_CORE_COUNT+ \
/rk3399_ARM-atf/plat/renesas/common/include/
H A Dplatform_def.h85 #define PLATFORM_CLUSTER1_CORE_COUNT U(4) macro
86 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \
/rk3399_ARM-atf/plat/qemu/qemu/include/
H A Dplatform_def.h24 #define PLATFORM_CLUSTER1_CORE_COUNT U(0) macro
36 #define PLATFORM_CLUSTER1_CORE_COUNT PLATFORM_MAX_CPUS_PER_CLUSTER macro
39 PLATFORM_CLUSTER1_CORE_COUNT)
/rk3399_ARM-atf/plat/imx/imx8qx/include/
H A Dplatform_def.h23 #define PLATFORM_CLUSTER1_CORE_COUNT U(0) macro

12