Home
last modified time | relevance | path

Searched refs:MODE_EL1 (Results 1 – 25 of 49) sorted by relevance

12

/rk3399_ARM-atf/plat/imx/common/
H A Dimx_bl31_common.c19 mode = (el_status) ? MODE_EL2 : MODE_EL1; in plat_get_spsr_for_bl33_entry()
/rk3399_ARM-atf/bl31/
H A Dbl31_traps.c68 if (from_el > MODE_EL1) { in target_el()
73 return MODE_EL1; in target_el()
167 ((target_el == MODE_EL1) || ((target_el == MODE_EL2) && is_tge_enabled())) && in create_spsr()
/rk3399_ARM-atf/plat/intel/soc/common/aarch64/
H A Dplatform_common.c44 mode = (el_status) ? MODE_EL2 : MODE_EL1; in socfpga_get_spsr_for_bl33_entry()
/rk3399_ARM-atf/plat/brcm/common/
H A Dbrcm_common.c45 mode = el_implemented(2) ? MODE_EL2 : MODE_EL1; in brcm_get_spsr_for_bl33_entry()
/rk3399_ARM-atf/plat/ti/common/
H A Dti_bl31_setup.c42 mode = (el_status) ? MODE_EL2 : MODE_EL1; in k3_get_spsr_for_bl33_entry()
62 bl32_image_ep_info.spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/arm/common/
H A Darm_common.c89 mode = (el_implemented(2) != EL_IMPL_NONE) ? MODE_EL2 : MODE_EL1; in arm_get_spsr()
196 assert((client_mode == MODE_EL2) || (client_mode == MODE_EL1)); in plat_sdei_validate_entry_point()
/rk3399_ARM-atf/plat/common/aarch64/
H A Dplat_common.c78 case MODE_EL1: in get_el_str()
/rk3399_ARM-atf/plat/marvell/armada/common/aarch64/
H A Dmarvell_common.c118 mode = (el_status) ? MODE_EL2 : MODE_EL1; in marvell_get_spsr_for_bl33_entry()
/rk3399_ARM-atf/services/spd/pncd/
H A Dpncd_common.c48 pnc_entry_point->spsr = SPSR_64(MODE_EL1, in pncd_init_pnc_ep_state()
/rk3399_ARM-atf/bl1/aarch64/
H A Dbl1_context_mgmt.c71 unsigned int security_state, mode = MODE_EL1; in bl1_prepare_next_image()
/rk3399_ARM-atf/plat/xilinx/common/
H A Dplat_startup.c273 bl32->spsr = (uint32_t)SPSR_64(MODE_EL1, MODE_SP_ELX, in xbl_handover()
293 target_el = MODE_EL1; in xbl_handover()
/rk3399_ARM-atf/plat/nxp/s32/s32g274ardb2/
H A Dplat_bl31_setup.c21 unsigned long mode = MODE_EL1; in get_spsr_for_bl33_entry()
/rk3399_ARM-atf/plat/renesas/common/
H A Dbl2_plat_mem_params_desc.c19 #define BL33_MODE MODE_EL1
/rk3399_ARM-atf/services/spd/tspd/
H A Dtspd_common.c57 tsp_entry_point->spsr = SPSR_64(MODE_EL1, in tspd_init_tsp_ep_state()
/rk3399_ARM-atf/services/spd/opteed/
H A Dopteed_common.c48 optee_entry_point->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in opteed_init_optee_ep_state()
/rk3399_ARM-atf/plat/nxp/common/setup/aarch64/
H A Dls_bl2_mem_params_desc.c96 .ep_info.spsr = SPSR_64(MODE_EL1, MODE_SP_ELX,
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dhikey_bl1_setup.c163 ep_info->spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, in bl1_plat_set_ep_info()
/rk3399_ARM-atf/plat/arm/common/aarch64/
H A Dexecution_state_switch.c138 el = from_el2 ? MODE_EL2 : MODE_EL1; in arm_execution_state_switch()
/rk3399_ARM-atf/services/spd/tlkd/
H A Dtlkd_common.c98 spsr = SPSR_64(MODE_EL1, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS); in tlkd_init_tlk_ep_state()
/rk3399_ARM-atf/services/std_svc/drtm/
H A Ddrtm_main.h51 DLME_AT_EL1 = MODE_EL1,
/rk3399_ARM-atf/plat/st/stm32mp2/
H A Dplat_bl2_mem_params_desc.c14 #define BL33_MODE MODE_EL1
/rk3399_ARM-atf/plat/hisilicon/poplar/
H A Dbl2_plat_setup.c71 mode = (el_status) ? MODE_EL2 : MODE_EL1; in poplar_get_spsr_for_bl33_entry()
/rk3399_ARM-atf/plat/imx/imx93/
H A Dimx93_bl31_setup.c53 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/rk3399_ARM-atf/plat/intel/soc/stratix10/
H A Dbl2_plat_setup.c152 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/rk3399_ARM-atf/plat/intel/soc/agilex/
H A Dbl2_plat_setup.c165 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()

12