Home
last modified time | relevance | path

Searched refs:clk_pll (Results 1 – 25 of 59) sorted by relevance

123

/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_pll.su
H A D.clk_pll.o.cmd
H A D.built-in.o.cmd
/OK3568_Linux_fs/u-boot/spl/drivers/clk/rockchip/
H A Dclk_pll.su
H A D.clk_pll.o.cmd
H A D.built-in.o.cmd
/OK3568_Linux_fs/kernel/drivers/clk/mxs/
H A Dclk-pll.c23 struct clk_pll { struct
30 #define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw) argument
34 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_prepare()
45 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_unprepare()
52 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_enable()
61 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_disable()
69 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_recalc_rate()
85 struct clk_pll *pll; in mxs_clk_pll()
/OK3568_Linux_fs/kernel/drivers/clk/qcom/
H A Dclk-pll.c26 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_enable()
67 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_disable()
82 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_recalc_rate()
128 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_determine_rate()
143 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_set_rate()
179 static int wait_for_pll(struct clk_pll *pll) in wait_for_pll()
203 struct clk_pll *p = to_clk_pll(clk_hw_get_parent(hw)); in clk_pll_vote_enable()
218 static void clk_pll_configure(struct clk_pll *pll, struct regmap *regmap, in clk_pll_configure()
245 void clk_pll_configure_sr(struct clk_pll *pll, struct regmap *regmap, in clk_pll_configure_sr()
254 void clk_pll_configure_sr_hpm_lp(struct clk_pll *pll, struct regmap *regmap, in clk_pll_configure_sr_hpm_lp()
[all …]
H A Dclk-pll.h39 struct clk_pll { struct
59 #define to_clk_pll(_hw) container_of(to_clk_regmap(_hw), struct clk_pll, clkr) argument
76 void clk_pll_configure_sr(struct clk_pll *pll, struct regmap *regmap,
78 void clk_pll_configure_sr_hpm_lp(struct clk_pll *pll, struct regmap *regmap,
/OK3568_Linux_fs/kernel/drivers/clk/at91/
H A Dclk-pll.c32 #define to_clk_pll(hw) container_of(hw, struct clk_pll, hw)
34 struct clk_pll { struct
56 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_prepare() argument
99 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_is_prepared()
106 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_unprepare()
115 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_recalc_rate()
123 static long clk_pll_get_best_div_mul(struct clk_pll *pll, unsigned long rate, in clk_pll_get_best_div_mul()
236 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_round_rate()
245 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_set_rate()
278 struct clk_pll *pll; in at91_clk_register_pll()
/OK3568_Linux_fs/kernel/drivers/clk/
H A Dclk-nomadik.c142 struct clk_pll { struct
161 #define to_pll(_hw) container_of(_hw, struct clk_pll, hw) argument
166 struct clk_pll *pll = to_pll(hw); in pll_clk_enable()
186 struct clk_pll *pll = to_pll(hw); in pll_clk_disable()
205 struct clk_pll *pll = to_pll(hw); in pll_clk_is_enabled()
221 struct clk_pll *pll = to_pll(hw); in pll_clk_recalc_rate()
261 struct clk_pll *pll; in pll_clk_register()
H A Dclk-vt8500.c41 struct clk_pll { struct
308 #define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw)
549 struct clk_pll *pll = to_clk_pll(hw); in vtwm_pll_set_rate()
600 struct clk_pll *pll = to_clk_pll(hw); in vtwm_pll_round_rate()
639 struct clk_pll *pll = to_clk_pll(hw); in vtwm_pll_recalc_rate()
677 struct clk_pll *pll_clk; in vtwm_pll_clk_init()
H A Dclk-versaclock5.c195 struct vc5_hw_data clk_pll; member
960 vc5->clk_pll.num = 0; in vc5_probe()
961 vc5->clk_pll.vc5 = vc5; in vc5_probe()
962 vc5->clk_pll.hw.init = &init; in vc5_probe()
963 ret = devm_clk_hw_register(&client->dev, &vc5->clk_pll.hw); in vc5_probe()
977 parent_names[0] = clk_hw_get_name(&vc5->clk_pll.hw); in vc5_probe()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/clock/
H A Dmoxa,moxart-clock.txt37 clk_pll: clk_pll@98100000 {
47 clocks = <&clk_pll>;
/OK3568_Linux_fs/kernel/drivers/clk/spear/
H A Dclk-vco-pll.c66 #define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw)
87 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_round_rate_index()
127 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_recalc_rate()
147 struct clk_pll *pll = to_clk_pll(hw); in clk_pll_set_rate()
283 struct clk_pll *pll; in clk_register_vco_pll()
/OK3568_Linux_fs/kernel/drivers/clk/keystone/
H A Dpll.c68 struct clk_pll { struct
73 #define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw) argument
78 struct clk_pll *pll = to_clk_pll(hw); in clk_pllclk_recalc()
126 struct clk_pll *pll; in clk_register_pll()
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/
H A Dclock.c72 static struct clk_pll *get_pll(enum clock_id clkid) in get_pll()
93 struct clk_pll *pll = get_pll(clkid); in clock_ll_read_pll()
117 struct clk_pll *pll = NULL; in clock_start_pll()
266 struct clk_pll *pll = get_pll(clkid); in clock_set_pllout()
535 struct clk_pll *pll; in clock_get_rate()
592 struct clk_pll *pll; in clock_set_rate()
675 struct clk_pll *pll = get_pll(CLOCK_ID_PERIPH); in clock_verify()
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Dmoxart.dtsi47 clk_pll: clk_pll@98100000 { label
57 clocks = <&clk_pll>;
/OK3568_Linux_fs/kernel/drivers/clk/sirf/
H A Dclk-common.c33 struct clk_pll { struct
38 #define to_pllclk(_hw) container_of(_hw, struct clk_pll, hw) argument
77 struct clk_pll *clk = to_pllclk(hw); in pll_clk_recalc_rate()
129 struct clk_pll *clk = to_pllclk(hw); in pll_clk_set_rate()
217 static struct clk_pll clk_pll1 = {
224 static struct clk_pll clk_pll2 = {
231 static struct clk_pll clk_pll3 = {
H A Dclk-atlas7.c213 struct clk_pll { struct
217 #define to_pllclk(_hw) container_of(_hw, struct clk_pll, hw) argument
356 struct clk_pll *clk = to_pllclk(hw); in pll_clk_recalc_rate()
401 static struct clk_pll clk_cpupll = {
415 static struct clk_pll clk_mempll = {
429 static struct clk_pll clk_sys0pll = {
443 static struct clk_pll clk_sys1pll = {
457 static struct clk_pll clk_sys2pll = {
471 static struct clk_pll clk_sys3pll = {
/OK3568_Linux_fs/kernel/drivers/gpu/drm/imx/
H A Dimx-ldb.c94 struct clk *clk_pll[2]; /* upstream clock we can adjust */ member
164 clk_get_rate(ldb->clk_pll[chno]), serial_clk); in imx_ldb_set_clock()
165 clk_set_rate(ldb->clk_pll[chno], serial_clk); in imx_ldb_set_clock()
168 clk_get_rate(ldb->clk_pll[chno])); in imx_ldb_set_clock()
415 ldb->clk_pll[chno] = devm_clk_get(ldb->dev, clkname); in imx_ldb_get_clk()
417 return PTR_ERR_OR_ZERO(ldb->clk_pll[chno]); in imx_ldb_get_clk()
/OK3568_Linux_fs/kernel/arch/m68k/coldfire/
H A Dm5407.c33 &clk_pll,
H A Dm5206.c33 &clk_pll,
H A Dm5307.c42 &clk_pll,
/OK3568_Linux_fs/kernel/drivers/staging/most/dim2/
H A Ddim2.c93 struct clk *clk_pll; member
939 dev->clk_pll = devm_clk_get(&pdev->dev, "pll8_mlb"); in fsl_mx6_enable()
940 if (IS_ERR_OR_NULL(dev->clk_pll)) { in fsl_mx6_enable()
947 clk_prepare_enable(dev->clk_pll); in fsl_mx6_enable()
958 clk_disable_unprepare(dev->clk_pll); in fsl_mx6_disable()

123