Home
last modified time | relevance | path

Searched refs:PCLK_UART0_PMU (Results 1 – 11 of 11) sorted by relevance

/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Dpx30-cru.h203 #define PCLK_UART0_PMU 21 macro
205 #define CLKPMU_NR_CLKS (PCLK_UART0_PMU + 1)
H A Drk1808-cru.h214 #define PCLK_UART0_PMU 293 macro
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Dpx30-cru.h198 #define PCLK_UART0_PMU 21 macro
200 #define CLKPMU_NR_CLKS (PCLK_UART0_PMU + 1)
H A Drk1808-cru.h214 #define PCLK_UART0_PMU 293 macro
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/clock/
H A Drockchip,px30-cru.txt61 clocks = <&pmucru SCLK_UART0_PMU>, <&pmucru PCLK_UART0_PMU>;
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-px30.c972 GATE(PCLK_UART0_PMU, "pclk_uart0_pmu", "pclk_pmu_pre", 0, PX30_PMU_CLKGATE_CON(0), 7, GFLAGS),
H A Dclk-rk1808.c1142 GATE(PCLK_UART0_PMU, "pclk_uart0_pmu", "pclk_pmu_pre", 0, RK1808_PMU_CLKGATE_CON(0), 7, GFLAGS),
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drk1808.dtsi521 clocks = <&cru SCLK_UART0_PMU>, <&cru PCLK_UART0_PMU>;
H A Dpx30.dtsi228 clocks = <&cru SCLK_UART0_PMU>, <&cru PCLK_UART0_PMU>;
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk1808.dtsi993 clocks = <&cru SCLK_UART0_PMU>, <&cru PCLK_UART0_PMU>;
H A Dpx30.dtsi675 clocks = <&pmucru SCLK_UART0_PMU>, <&pmucru PCLK_UART0_PMU>;