Home
last modified time | relevance | path

Searched refs:PCLK_BUS_PRE (Results 1 – 13 of 13) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3328.c98 RK3328_CLK_DUMP(PCLK_BUS_PRE, "pclk_bus", true),
600 case PCLK_BUS_PRE: in rk3328_bus_get_clk()
642 case PCLK_BUS_PRE: in rk3328_bus_set_clk()
814 case PCLK_BUS_PRE: in rk3328_clk_get_rate()
896 case PCLK_BUS_PRE: in rk3328_clk_set_rate()
1310 rk3328_bus_set_clk(priv, PCLK_BUS_PRE, ACLK_BUS_HZ / 2); in rkclk_init()
H A Dclk_px30.c79 PX30_CLK_DUMP(PCLK_BUS_PRE, "pclk_bus", true),
917 case PCLK_BUS_PRE: in px30_bus_get_clk()
957 case PCLK_BUS_PRE: in px30_bus_set_clk()
1361 case PCLK_BUS_PRE: in px30_clk_get_rate()
1447 case PCLK_BUS_PRE: in px30_clk_set_rate()
1798 pclk_bus_rate = px30_bus_get_clk(cru_priv, PCLK_BUS_PRE); in px30_gpll_set_pmuclk()
1816 px30_bus_set_clk(cru_priv, PCLK_BUS_PRE, pclk_bus_rate / div); in px30_gpll_set_pmuclk()
1834 px30_bus_set_clk(cru_priv, PCLK_BUS_PRE, pclk_bus_rate); in px30_gpll_set_pmuclk()
1929 px30_bus_set_clk(cru_priv, PCLK_BUS_PRE, PCLK_BUS_HZ); in px30_clk_init()
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Drk3328-cru.h147 #define PCLK_BUS_PRE 216 macro
H A Dpx30-cru.h145 #define PCLK_BUS_PRE 320 macro
/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Dpx30-cru.h150 #define PCLK_BUS_PRE 320 macro
H A Drk3328-cru.h147 #define PCLK_BUS_PRE 216 macro
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3326-odroid-go2.dts181 <&cru PCLK_BUS_PRE>, <&cru SCLK_GPU>,
H A Drk3328.dtsi463 clocks = <&cru PCLK_BUS_PRE>;
796 <&cru PCLK_BUS_PRE>, <&cru ACLK_PERI_PRE>,
H A Dpx30.dtsi1238 <&cru PCLK_BUS_PRE>, <&cru SCLK_GPU>;
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3328.c357 COMPOSITE_NOMUX(PCLK_BUS_PRE, "pclk_bus_pre", "aclk_bus_pre", CLK_IS_CRITICAL,
H A Dclk-px30.c573 COMPOSITE_NOMUX(PCLK_BUS_PRE, "pclk_bus_pre", "aclk_bus_pre", CLK_IS_CRITICAL,
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drk3328.dtsi394 <&cru PCLK_BUS_PRE>, <&cru ACLK_PERI_PRE>,
H A Dpx30.dtsi719 <&cru HCLK_PERI_PRE>, <&cru PCLK_BUS_PRE>;