Searched +full:sun8i +full:- +full:a23 +full:- +full:usb +full:- +full:clk (Results 1 – 16 of 16) sorted by relevance
1 # SPDX-License-Identifier: GPL-2.03 ---4 $id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-usb-clk.yaml#5 $schema: http://devicetree.org/meta-schemas/core.yaml#7 title: Allwinner A10 USB Clock Device Tree Bindings10 - Chen-Yu Tsai <wens@csie.org>11 - Maxime Ripard <mripard@kernel.org>16 "#clock-cells":22 "#reset-cells":27 - allwinner,sun4i-a10-usb-clk[all …]
2 * Copyright 2014 Chen-Yu Tsai4 * Chen-Yu Tsai <wens@csie.org>6 * This file is dual-licensed: you can use it either under the terms47 #include <dt-bindings/interrupt-controller/arm-gic.h>49 #include <dt-bindings/pinctrl/sun4i-a10.h>52 interrupt-parent = <&gic>;55 #address-cells = <1>;56 #size-cells = <1>;60 compatible = "allwinner,simple-framebuffer",61 "simple-framebuffer";[all …]
2 * Copyright 2014 Chen-Yu Tsai4 * Chen-Yu Tsai <wens@csie.org>6 * This file is dual-licensed: you can use it either under the terms45 #include "sun8i-a23-a33.dtsi"53 ahb1_gates: clk@01c20060 {54 #clock-cells = <1>;55 compatible = "allwinner,sun8i-a23-ahb1-gates-clk";58 clock-indices = <1>, <6>,67 clock-output-names = "ahb1_mipidsi", "ahb1_dma",78 mbus_clk: clk@01c2015c {[all …]
2 * Copyright 2014 Chen-Yu Tsai4 * Chen-Yu Tsai <wens@csie.org>6 * This file is dual-licensed: you can use it either under the terms45 #include "sun8i-a23-a33.dtsi"50 compatible = "arm,cortex-a7";56 compatible = "arm,cortex-a7";69 #clock-cells = <0>;70 compatible = "fixed-clock";71 clock-frequency = <0>;72 clock-output-names = "pll11";[all …]
2 * Copyright 2014 Chen-Yu Tsai4 * Chen-Yu Tsai <wens@csie.org>6 * This file is dual-licensed: you can use it either under the terms47 #include <dt-bindings/interrupt-controller/arm-gic.h>49 #include <dt-bindings/pinctrl/sun4i-a10.h>52 interrupt-parent = <&gic>;55 #address-cells = <1>;56 #size-cells = <0>;59 compatible = "arm,cortex-a7";65 compatible = "arm,cortex-a7";[all …]
2 * Copyright 2014 Chen-Yu Tsai4 * Chen-Yu Tsai <wens@csie.org>6 * This file is dual-licensed: you can use it either under the terms45 #include <dt-bindings/interrupt-controller/arm-gic.h>47 #include <dt-bindings/clock/sun8i-a23-a33-ccu.h>48 #include <dt-bindings/reset/sun8i-a23-a33-ccu.h>51 interrupt-parent = <&gic>;52 #address-cells = <1>;53 #size-cells = <1>;56 #address-cells = <1>;[all …]
6 * This file is dual-licensed: you can use it either under the terms45 #include <dt-bindings/interrupt-controller/arm-gic.h>47 #include <dt-bindings/clock/sun8i-a83t-ccu.h>48 #include <dt-bindings/clock/sun8i-de2.h>49 #include <dt-bindings/clock/sun8i-r-ccu.h>50 #include <dt-bindings/reset/sun8i-a83t-ccu.h>51 #include <dt-bindings/reset/sun8i-de2.h>52 #include <dt-bindings/reset/sun8i-r-ccu.h>53 #include <dt-bindings/thermal/thermal.h>56 interrupt-parent = <&gic>;[all …]
2 * Copyright 2014 Chen-Yu Tsai4 * Chen-Yu Tsai <wens@csie.org>6 * This file is dual-licensed: you can use it either under the terms45 #include <dt-bindings/interrupt-controller/arm-gic.h>47 #include <dt-bindings/clock/sun9i-a80-ccu.h>48 #include <dt-bindings/clock/sun9i-a80-de.h>49 #include <dt-bindings/clock/sun9i-a80-usb.h>50 #include <dt-bindings/reset/sun9i-a80-ccu.h>51 #include <dt-bindings/reset/sun9i-a80-de.h>52 #include <dt-bindings/reset/sun9i-a80-usb.h>[all …]
9 * SPDX-License-Identifier: GPL-2.0+17 #include <usb.h>31 int ahb_gate_mask; /* Mask of ahb_gate0 clk gate bits for this hcd */32 int usb_gate_mask; /* Mask of usb_clk_cfg clk gate bits for this hcd */33 int phy_index; /* Index of the usb-phy attached to this hcd */43 priv->ccm = (struct sunxi_ccm_reg *)SUNXI_CCM_BASE; in ohci_usb_probe()44 if (IS_ERR(priv->ccm)) in ohci_usb_probe()45 return PTR_ERR(priv->ccm); in ohci_usb_probe()47 bus_priv->companion = true; in ohci_usb_probe()53 priv->ahb_gate_mask = 1 << AHB_GATE_OFFSET_USB_OHCI0; in ohci_usb_probe()[all …]
10 * SPDX-License-Identifier: GPL-2.0+31 int ahb_gate_mask; /* Mask of ahb_gate0 clk gate bits for this hcd */32 int phy_index; /* Index of the usb-phy attached to this hcd */43 priv->ccm = (struct sunxi_ccm_reg *)SUNXI_CCM_BASE; in ehci_usb_probe()44 if (IS_ERR(priv->ccm)) in ehci_usb_probe()45 return PTR_ERR(priv->ccm); in ehci_usb_probe()51 priv->ahb_gate_mask = 1 << AHB_GATE_OFFSET_USB_EHCI0; in ehci_usb_probe()55 priv->phy_index = ((uintptr_t)hccr - SUNXI_USB1_BASE) / BASE_DIST; in ehci_usb_probe()56 priv->ahb_gate_mask <<= priv->phy_index * AHB_CLK_DIST; in ehci_usb_probe()57 extra_ahb_gate_mask <<= priv->phy_index * AHB_CLK_DIST; in ehci_usb_probe()[all …]
1 // SPDX-License-Identifier: GPL-2.0-or-later3 * Copyright 2013-2015 Emilio López8 #include <linux/clk.h>9 #include <linux/clk-provider.h>13 #include <linux/reset-controller.h>19 * sunxi_usb_reset... - reset bits in usb clk registers handling25 struct clk *clk; member38 clk_prepare_enable(data->clk); in sunxi_usb_reset_assert()39 spin_lock_irqsave(data->lock, flags); in sunxi_usb_reset_assert()41 reg = readl(data->reg); in sunxi_usb_reset_assert()[all …]
1 // SPDX-License-Identifier: GPL-2.0-or-later3 * Allwinner sun4i USB phy driver5 * Copyright (C) 2014-2015 Hans de Goede <hdegoede@redhat.com>15 #include <linux/clk.h>18 #include <linux/extcon-provider.h>30 #include <linux/phy/phy-sun4i-usb.h>36 #include <linux/usb/of.h>135 struct clk *clk; member136 struct clk *clk2;157 container_of((phy), struct sun4i_usb_phy_data, phys[(phy)->index])[all …]
1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)6 #include <dt-bindings/clock/sun50i-a64-ccu.h>7 #include <dt-bindings/clock/sun8i-de2.h>8 #include <dt-bindings/clock/sun8i-r-ccu.h>9 #include <dt-bindings/interrupt-controller/arm-gic.h>10 #include <dt-bindings/reset/sun50i-a64-ccu.h>11 #include <dt-bindings/reset/sun8i-de2.h>12 #include <dt-bindings/reset/sun8i-r-ccu.h>13 #include <dt-bindings/thermal/thermal.h>16 interrupt-parent = <&gic>;[all …]
1 // SPDX-License-Identifier: GPL-2.0-only6 #include <linux/clk-provider.h>24 #include "ccu-sun8i-a23-a33.h"38 .hw.init = CLK_HW_INIT("pll-cpux", "osc24M",49 * With sigma-delta modulation for fractional-N on the audio PLL,63 static SUNXI_CCU_NM_WITH_SDM_GATE_LOCK(pll_audio_base_clk, "pll-audio-base",73 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_video_clk, "pll-video",85 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_ve_clk, "pll-ve",97 static SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_ddr_clk, "pll-ddr",106 static SUNXI_CCU_NK_WITH_GATE_LOCK_POSTDIV(pll_periph_clk, "pll-periph",[all …]
1 // SPDX-License-Identifier: GPL-2.0-only6 #include <linux/clk-provider.h>23 #include "ccu-sun8i-a23-a33.h"36 .hw.init = CLK_HW_INIT("pll-cpux", "osc24M",47 * With sigma-delta modulation for fractional-N on the audio PLL,61 static SUNXI_CCU_NM_WITH_SDM_GATE_LOCK(pll_audio_base_clk, "pll-audio-base",71 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_video_clk, "pll-video",83 static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_ve_clk, "pll-ve",95 static SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_ddr0_clk, "pll-ddr0",104 static SUNXI_CCU_NK_WITH_GATE_LOCK_POSTDIV(pll_periph_clk, "pll-periph",[all …]
... -boot-2021.07/.readthedocs.yml u-boot-2021.07/Kbuild u-boot-2021.07 ...