Home
last modified time | relevance | path

Searched +full:rk3288 +full:- +full:vpu (Results 1 – 25 of 53) sorted by relevance

123

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/media/
H A Drockchip-vpu.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/media/rockchip-vpu.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
8 title: Hantro G1 VPU codecs implemented on Rockchip SoCs
11 - Ezequiel Garcia <ezequiel@collabora.com>
19 - rockchip,rk3288-vpu
20 - rockchip,rk3328-vpu
21 - rockchip,rk3399-vpu
30 interrupt-names:
[all …]
/OK3568_Linux_fs/kernel/drivers/staging/media/hantro/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
3 tristate "Hantro VPU driver"
17 will be called hantro-vpu.
20 bool "Hantro VPU i.MX8M support"
28 bool "Hantro VPU Rockchip support"
33 Enable support for RK3288, RK3328, and RK3399 SoCs.
H A Dhantro_g1_h264_dec.c1 // SPDX-License-Identifier: GPL-2.0
3 * Rockchip RK3288 VPU codec driver
6 * Hertz Wong <hertz.wong@rock-chips.com>
7 * Herman Chen <herman.chen@rock-chips.com>
16 #include <media/v4l2-mem2mem.h>
24 const struct hantro_h264_dec_ctrls *ctrls = &ctx->h264_dec.ctrls; in set_params()
25 const struct v4l2_ctrl_h264_decode_params *dec_param = ctrls->decode; in set_params()
26 const struct v4l2_ctrl_h264_sps *sps = ctrls->sps; in set_params()
27 const struct v4l2_ctrl_h264_pps *pps = ctrls->pps; in set_params()
29 struct hantro_dev *vpu = ctx->dev; in set_params() local
[all …]
H A Dhantro_h264.c1 // SPDX-License-Identifier: GPL-2.0
3 * Rockchip RK3288 VPU codec driver
6 * Hertz Wong <hertz.wong@rock-chips.com>
7 * Herman Chen <herman.chen@rock-chips.com>
14 #include <media/v4l2-h264.h>
15 #include <media/v4l2-mem2mem.h>
34 * From drivers/media/platform/rk3288-vpu/rk3288_vpu_hw_h264d.c
36 * chromeos-3.14 branch.
198 const struct hantro_h264_dec_ctrls *ctrls = &ctx->h264_dec.ctrls; in assemble_scaling_list()
199 const struct v4l2_ctrl_h264_scaling_matrix *scaling = ctrls->scaling; in assemble_scaling_list()
[all …]
H A Dhantro_drv.c1 // SPDX-License-Identifier: GPL-2.0
3 * Hantro VPU codec driver
9 * Based on s5p-mfc driver by Samsung Electronics Co., Ltd.
22 #include <media/v4l2-event.h>
23 #include <media/v4l2-mem2mem.h>
24 #include <media/videobuf2-core.h>
25 #include <media/videobuf2-vmalloc.h>
31 #define DRIVER_NAME "hantro-vpu"
36 "Debug level - higher value produces more verbose messages");
42 ctrl = v4l2_ctrl_find(&ctx->ctrl_handler, id); in hantro_get_ctrl()
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/video/
H A Drockchip_codec.txt1 Device-Tree bindings for Rockchip Video Codec.
4 - compatible: There are several vcodec IP inside rockchip chips.
6 "rockchip,vpu-decoder-v1",
7 "rockchip,avs-plus-decoder",
8 "rockchip,vpu-decoder-v2",
9 "rockchip,vpu-decoder-px30",
10 "rockchip,vpu-decoder-rk3288",
11 "rockchip,vpu-decoder-rk3368",
12 "rockchip,hevc-decoder",
13 "rockchip,hevc-decoder-px30",
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drk3288.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 #include <dt-bindings/gpio/gpio.h>
4 #include <dt-bindings/interrupt-controller/irq.h>
5 #include <dt-bindings/interrupt-controller/arm-gic.h>
6 #include <dt-bindings/pinctrl/rockchip.h>
7 #include <dt-bindings/clock/rk3288-cru.h>
8 #include <dt-bindings/power/rk3288-power.h>
9 #include <dt-bindings/thermal/thermal.h>
10 #include <dt-bindings/soc/rockchip,boot-mode.h>
11 #include <dt-bindings/suspend/rockchip-rk3288.h>
[all …]
H A Drk312x.dtsi2 * This file is dual-licensed: you can use it either under the terms
41 #include <dt-bindings/gpio/gpio.h>
42 #include <dt-bindings/interrupt-controller/irq.h>
43 #include <dt-bindings/interrupt-controller/arm-gic.h>
44 #include <dt-bindings/pinctrl/rockchip.h>
45 #include <dt-bindings/power/rk3128-power.h>
46 #include <dt-bindings/soc/rockchip,boot-mode.h>
47 #include <dt-bindings/soc/rockchip-system-status.h>
48 #include <dt-bindings/clock/rk3128-cru.h>
49 #include <dt-bindings/display/media-bus-format.h>
[all …]
H A Drk3036.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 #include <dt-bindings/gpio/gpio.h>
4 #include <dt-bindings/interrupt-controller/irq.h>
5 #include <dt-bindings/interrupt-controller/arm-gic.h>
6 #include <dt-bindings/pinctrl/rockchip.h>
7 #include <dt-bindings/clock/rk3036-cru.h>
8 #include <dt-bindings/power/rk3036-power.h>
9 #include <dt-bindings/soc/rockchip,boot-mode.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
[all …]
/OK3568_Linux_fs/external/mpp/osal/
H A Dmpp_runtime.cpp8 * http://www.apache.org/licenses/LICENSE-2.0
31 static const char *mpp_dts_base = "/proc/device-tree/";
35 "vpu-service",
36 "vpu",
38 //"hevc-service",
51 "@ff9a0000", /* rk3288/3366 */
127 RK_U32 path_len = MAX_DTS_PATH_LEN - 1; in MppRuntimeService()
132 path_len -= dts_path_len; in MppRuntimeService()
140 snprintf(p + dev_path_len, path_len - dev_path_len, "/%s", "allocator"); in MppRuntimeService()
147 // zero for ion non-zero for drm -> in MppRuntimeService()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A D.rk3288-fennec.dtb.dts.tmp
H A Drk3288.dtsi2 * SPDX-License-Identifier: GPL-2.0+
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
8 #include <dt-bindings/pinctrl/rockchip.h>
9 #include <dt-bindings/clock/rk3288-cru.h>
10 #include <dt-bindings/power-domain/rk3288.h>
11 #include <dt-bindings/thermal/thermal.h>
12 #include <dt-bindings/video/rk3288.h>
16 compatible = "rockchip,rk3288";
[all …]
H A D.rk3288-rock2-square.dtb.dts.tmp
H A D.rk3288-vyasa.dtb.dts.tmp
H A D.rk3288-evb.dtb.dts.tmp
H A D.rk3288-popmetal.dtb.dts.tmp
H A D.rk3288-tinker.dtb.dts.tmp
H A D.rk3288-firefly.dtb.dts.tmp
H A D.rk3288-miqi.dtb.dts.tmp
H A D.rk3288-phycore-rdk.dtb.dts.tmp
H A D.rk3288-veyron-mickey.dtb.dts.tmp
H A Drk3128.dtsi4 * SPDX-License-Identifier: GPL-2.0+
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
11 #include <dt-bindings/clock/rk3128-cru.h>
12 #include <dt-bindings/media/rockchip_mipi_dsi.h>
18 interrupt-parent = <&gic>;
19 #address-cells = <1>;
20 #size-cells = <1>;
[all …]
H A D.rk3288-veyron-jerry.dtb.dts.tmp
H A D.rk3288-veyron-minnie.dtb.dts.tmp
/OK3568_Linux_fs/kernel/drivers/video/rockchip/mpp/
H A Dmpp_vdpu1.c1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 * Alpha Lin, alpha.lin@rock-chips.com
7 * Randy Li, randy.li@rock-chips.com
8 * Ding Wei, leo.ding@rock-chips.com
58 /* NOTE: Don't enable it or decoding AVC would meet problem at rk3288 */
236 int fmt = VDPU1_GET_FORMAT(task->reg[VDPU1_REG_SYS_CTRL_INDEX]); in vdpu_process_reg_fd()
238 ret = mpp_translate_reg_address(session, &task->mpp_task, in vdpu_process_reg_fd()
239 fmt, task->reg, &task->off_inf); in vdpu_process_reg_fd()
262 if (session->msg_flags & MPP_FLAGS_REG_NO_OFFSET) { in vdpu_process_reg_fd()
263 fd = task->reg[idx]; in vdpu_process_reg_fd()
[all …]

123