| /OK3568_Linux_fs/kernel/drivers/gpu/drm/meson/ |
| H A D | meson_dw_hdmi.c | 143 void __iomem *hdmitx; member 175 writel(addr & 0xffff, dw_hdmi->hdmitx + HDMITX_TOP_ADDR_REG); in dw_hdmi_top_read() 176 writel(addr & 0xffff, dw_hdmi->hdmitx + HDMITX_TOP_ADDR_REG); in dw_hdmi_top_read() 179 data = readl(dw_hdmi->hdmitx + HDMITX_TOP_DATA_REG); in dw_hdmi_top_read() 180 data = readl(dw_hdmi->hdmitx + HDMITX_TOP_DATA_REG); in dw_hdmi_top_read() 190 return readl(dw_hdmi->hdmitx + HDMITX_TOP_G12A_OFFSET + (addr << 2)); in dw_hdmi_g12a_top_read() 201 writel(addr & 0xffff, dw_hdmi->hdmitx + HDMITX_TOP_ADDR_REG); in dw_hdmi_top_write() 202 writel(addr & 0xffff, dw_hdmi->hdmitx + HDMITX_TOP_ADDR_REG); in dw_hdmi_top_write() 205 writel(data, dw_hdmi->hdmitx + HDMITX_TOP_DATA_REG); in dw_hdmi_top_write() 213 writel(data, dw_hdmi->hdmitx + HDMITX_TOP_G12A_OFFSET + (addr << 2)); in dw_hdmi_g12a_top_write() [all …]
|
| /OK3568_Linux_fs/kernel/drivers/misc/rk628/ |
| H A D | Kconfig | 11 bool "rk628 misc hdmitx driver" 16 Say y here to enable Rockchip rk628 misc hdmitx driver.
|
| H A D | rk628_hdmitx.c | 1121 /* hdmitx vclk pllref select Pin_vclk */ in rk628_hdmitx_enable() 1146 /* hdmitx int en */ in rk628_hdmitx_enable()
|
| H A D | rk628_hdmirx.c | 656 /* if GVI and HDMITX OUT, HDMIRX missing signal */ in rk628_hdmirx_init()
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/display/ |
| H A D | amlogic,meson-dw-hdmi.yaml | 80 - const: hdmitx 129 reset-names = "hdmitx_apb", "hdmitx", "hdmitx_phy";
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/sound/ |
| H A D | amlogic,g12a-tohdmitx.txt | 9 - resets: phandle to the dedicated reset line of the hdmitx glue.
|
| /OK3568_Linux_fs/kernel/drivers/gpu/drm/bridge/ |
| H A D | ite_it6161_mipi_rx.h | 146 #define EnTBPM TRUE//int EnTBPM = FALSE; // enable HDMITX Bypass Mode 150 #define EnTBPM FALSE//int EnTBPM = FALSE; // enable HDMITX Bypass Mode
|
| H A D | ite_it6161_hdmi_tx.h | 346 //HDMITX 1285 // HDMITX audio function prototype 1302 // HDMITX pkt/infoframe function prototype
|
| H A D | ite-it6161.c | 376 #define EnTBPM TRUE /* enable HDMITX Bypass Mode */ 380 #define EnTBPM FALSE /* enable HDMITX Bypass Mode */ 765 // HDMITX PwrDn
|
| /OK3568_Linux_fs/u-boot/drivers/pinctrl/rockchip/ |
| H A D | pinctrl-rk3568.c | 25 …MR_TOPGRF(RK_GPIO4, RK_PD1, RK_FUNC_1, 0x0300, RK_GENMASK_VAL(10, 10, 0)), /* HDMITX IO mux select… 26 …MR_TOPGRF(RK_GPIO0, RK_PC7, RK_FUNC_1, 0x0300, RK_GENMASK_VAL(10, 10, 1)), /* HDMITX IO mux select…
|
| /OK3568_Linux_fs/u-boot/arch/arm/dts/ |
| H A D | meson-gxbb.dtsi | 634 reset-names = "hdmitx_apb", "hdmitx", "hdmitx_phy";
|
| H A D | rk3568-pinctrl.dtsi | 625 hdmitx { 636 hdmitx_scl: hdmitx-scl { 640 hdmitx_sda: hdmitx-sda {
|
| H A D | .OK3568-C.dtb.dts.tmp | |
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/amlogic/ |
| H A D | meson-g12-common.dtsi | 256 reset-names = "hdmitx_apb", "hdmitx", "hdmitx_phy"; 418 function = "hdmitx"; 427 function = "hdmitx";
|
| H A D | meson-gxbb.dtsi | 313 reset-names = "hdmitx_apb", "hdmitx", "hdmitx_phy";
|
| H A D | meson-gxl.dtsi | 325 reset-names = "hdmitx_apb", "hdmitx", "hdmitx_phy";
|
| H A D | meson-gx.dtsi | 649 sound-name-prefix = "HDMITX";
|
| /OK3568_Linux_fs/kernel/drivers/pinctrl/meson/ |
| H A D | pinctrl-meson-g12a.c | 338 /* hdmitx */ 1282 FUNCTION(hdmitx),
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3568-pinctrl.dtsi | 783 hdmitx { 799 hdmitx_scl: hdmitx-scl { 806 hdmitx_sda: hdmitx-sda {
|
| /OK3568_Linux_fs/kernel/drivers/gpu/drm/rockchip/rk628/ |
| H A D | rk628_hdmi.c | 1519 /* hdmitx vclk pllref select Pin_vclk */ in rk628_hdmi_probe()
|
| /OK3568_Linux_fs/kernel/drivers/media/platform/rockchip/hdmirx/ |
| H A D | rk_hdmirx.c | 1307 v4l2_dbg(3, debug, v4l2_dev, "%s HDMITX greater than 3.4Gbps!\n", __func__); in hdmirx_tmds_clk_ratio_config() 1311 v4l2_dbg(3, debug, v4l2_dev, "%s HDMITX less than 3.4Gbps!\n", __func__); in hdmirx_tmds_clk_ratio_config()
|
| /OK3568_Linux_fs/kernel/drivers/pinctrl/ |
| H A D | pinctrl-rockchip.c | 959 RK_MUXROUTE_GRF(4, RK_PD1, 1, 0x0300, WRITE_MASK_VAL(10, 10, 0)), /* HDMITX IO mux M0 */ 960 RK_MUXROUTE_GRF(0, RK_PC7, 1, 0x0300, WRITE_MASK_VAL(10, 10, 1)), /* HDMITX IO mux M1 */
|