Home
last modified time | relevance | path

Searched +full:0 +full:xff0c0000 (Results 1 – 25 of 43) sorted by relevance

12

/OK3568_Linux_fs/kernel/arch/x86/platform/intel-mid/device_libs/
H A Dplatform_mrfld_pinctrl.c16 #define FLIS_BASE_ADDR 0xff0c0000
17 #define FLIS_LENGTH 0x8000
/OK3568_Linux_fs/u-boot/configs/
H A Devb-rk3308_defconfig5 CONFIG_SYS_MALLOC_F_LEN=0x4000
8 CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
17 CONFIG_SPL_STACK_R_ADDR=0xc00000
25 CONFIG_BOOTDELAY=0
31 CONFIG_SPL_RELOC_TEXT_BASE=0x3001000
60 CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks as…
86 CONFIG_DEBUG_UART_BASE=0xFF0C0000
98 CONFIG_USB_GADGET_VENDOR_NUM=0x2207
99 CONFIG_USB_GADGET_PRODUCT_NUM=0x330d
H A Devb-aarch32-rk3308_defconfig3 CONFIG_SYS_MALLOC_F_LEN=0x4000
6 CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
22 CONFIG_BOOTDELAY=0
57 CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks as…
84 CONFIG_DEBUG_UART_BASE=0xFF0C0000
96 CONFIG_USB_GADGET_VENDOR_NUM=0x2207
97 CONFIG_USB_GADGET_PRODUCT_NUM=0x330d
H A Drk3308-aarch32-amp_defconfig3 CONFIG_SYS_MALLOC_F_LEN=0x4000
6 CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
25 CONFIG_BOOTDELAY=0
54 CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks as…
80 CONFIG_DEBUG_UART_BASE=0xFF0C0000
89 CONFIG_USB_GADGET_VENDOR_NUM=0x2207
90 CONFIG_USB_GADGET_PRODUCT_NUM=0x330d
H A Drk3308-aarch32_defconfig3 CONFIG_SYS_MALLOC_F_LEN=0x4000
6 CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
22 CONFIG_BOOTDELAY=0
54 CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks as…
96 CONFIG_DEBUG_UART_BASE=0xFF0C0000
106 CONFIG_USB_GADGET_VENDOR_NUM=0x2207
107 CONFIG_USB_GADGET_PRODUCT_NUM=0x330d
H A Drk3308_defconfig5 CONFIG_SYS_MALLOC_F_LEN=0x4000
8 CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
16 CONFIG_SPL_STACK_R_ADDR=0xc00000
25 CONFIG_BOOTDELAY=0
33 CONFIG_SPL_RELOC_TEXT_BASE=0x3001000
61 CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks as…
105 CONFIG_DEBUG_UART_BASE=0xFF0C0000
115 CONFIG_USB_GADGET_VENDOR_NUM=0x2207
116 CONFIG_USB_GADGET_PRODUCT_NUM=0x330d
/OK3568_Linux_fs/u-boot/doc/driver-model/
H A Dof-plat.txt87 fifo-depth = <0x100>;
89 reg = <0xff0c0000 0x4000>;
97 pinctrl-0 = <&sdmmc_clk>, <&sdmmc_cmd>, <&sdmmc_cd>, <&sdmmc_bus4>;
126 .fifo_depth = 0x100,
128 .interrupts = {0x0, 0x20, 0x4},
129 .clock_freq_min_max = {0x61a80, 0x8f0d180},
130 .vmmc_supply = 0xb,
131 .num_slots = 0x1,
138 .bus_width = 0x4,
140 .reg = {0xff0c0000, 0x4000},
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-zynqmp/
H A Dhardware.h11 #define ZYNQ_GEM_BASEADDR0 0xFF0B0000
12 #define ZYNQ_GEM_BASEADDR1 0xFF0C0000
13 #define ZYNQ_GEM_BASEADDR2 0xFF0D0000
14 #define ZYNQ_GEM_BASEADDR3 0xFF0E0000
16 #define ZYNQ_I2C_BASEADDR0 0xFF020000
17 #define ZYNQ_I2C_BASEADDR1 0xFF030000
19 #define ARASAN_NAND_BASEADDR 0xFF100000
21 #define ZYNQMP_USB0_XHCI_BASEADDR 0xFE200000
22 #define ZYNQMP_USB1_XHCI_BASEADDR 0xFE300000
24 #define ZYNQMP_CRL_APB_BASEADDR 0xFF5E0000
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mmc/
H A Drockchip-dw-mshc.yaml80 minimum: 0
82 default: 0
86 If not specified 0 deg will be used.
90 minimum: 0
114 reg = <0xff0c0000 0x4000>;
121 fifo-depth = <0x100>;
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drk3308-dot-v10-aarch32.dts16 …bootargs = "earlycon=uart8250,mmio32,0xff0c0000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rootfs…
63 #sound-dai-cells = <0>;
69 pinctrl-0 = <&wifi_enable_h>;
104 pwms = <&pwm0 0 5000 1>;
156 pinctrl-0 = <&uart4_rts>;
170 pinctrl-0 = <&wifi_wake_host>, <&rtc_32k>;
186 rockchip,adc-grps-route = <2 3 1 0>;
224 rockchip,pins = <0 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>;
230 rockchip,pins = <0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>;
238 pinctrl-0 = <&pwm0_pin_pull_down>;
[all …]
H A Drk3308-voice-module-v10-aarch32.dtsi14 …bootargs = "earlycon=uart8250,mmio32,0xff0c0000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rootfs…
57 #sound-dai-cells = <0>;
65 pinctrl-0 = <&pwr_key>;
79 pinctrl-0 = <&wifi_enable_h>;
108 rockchip,wait-card-locked = <0>;
135 pwms = <&pwm0 0 5000 1>;
188 pinctrl-0 = <&usb_drv>;
239 reg = <0x0 0x30000 0x0 0x20000>;
240 record-size = <0x00000>;
241 console-size = <0x20000>;
[all …]
H A Drk3308-voice-module-v11-aarch32.dtsi14 …bootargs = "earlycon=uart8250,mmio32,0xff0c0000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rootfs…
73 rockchip,wait-card-locked = <0>;
78 #sound-dai-cells = <0>;
84 pinctrl-0 = <&wifi_enable_h>;
131 pwms = <&pwm0 0 5000 1>;
193 pinctrl-0 = <&usb_drv>;
252 rockchip,pins = <0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>;
258 rockchip,pins = <0 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
264 rockchip,pins = <0 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>;
270 rockchip,pins = <0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>;
[all …]
H A Drk3308-dot-rk816-v10-aarch32.dts16 …bootargs = "earlycon=uart8250,mmio32,0xff0c0000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rootfs…
70 #sound-dai-cells = <0>;
101 #sound-dai-cells = <0>;
107 pinctrl-0 = <&wifi_enable_h>;
152 pinctrl-0 = <&uart4_rts>;
166 pinctrl-0 = <&wifi_wake_host>, <&rtc_32k>;
180 reg = <0x1a>;
184 pinctrl-0 = <&pmic_int_l>;
230 virtual_power = <0>;
231 power_dc2otg = <0>;
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/rk3308/
H A Drk3308.c27 .virt = 0x0UL,
28 .phys = 0x0UL,
29 .size = 0xff000000UL,
33 .virt = 0xff000000UL,
34 .phys = 0xff000000UL,
35 .size = 0x01000000UL,
41 0,
48 #define GRF_BASE 0xff000000
49 #define SGRF_BASE 0xff2b0000
50 #define CRU_BASE 0xff500000
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3308-ai-va-v10.dts16 …bootargs = "earlycon=uart8250,mmio32,0xff0c0000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rootfs…
21 io-channels = <&saradc 0>;
51 pinctrl-0 = <&mic_mute>;
64 pinctrl-0 = <&rotary_gpio>;
67 linux,axis = <0>; /* REL_X */
74 pinctrl-0 = <&wifi_enable_h>;
91 simple-audio-card,dai-link@0 {
116 #sound-dai-cells = <0>;
121 pwms = <&pwm0 0 5000 1>;
192 pinctrl-0 = <&uart4_rts>;
[all …]
H A Drk3308-evb-v11.dtsi14 …bootargs = "earlycon=uart8250,mmio32,0xff0c0000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rootfs…
57 #sound-dai-cells = <0>;
65 pinctrl-0 = <&pwr_key>;
79 pinctrl-0 = <&wifi_enable_h>;
107 rockchip,bitclock-inversion = <0>;
108 rockchip,wait-card-locked = <0>;
152 pwms = <&pwm0 0 5000 1>;
197 states = <1800000 0x0
198 3300000 0x1>;
258 pinctrl-0 = <&usb_drv>;
[all …]
H A Drk3308-evb-v10.dtsi15 …bootargs = "earlycon=uart8250,mmio32,0xff0c0000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rootfs…
20 io-channels = <&saradc 0>;
72 #sound-dai-cells = <0>;
80 pinctrl-0 = <&pwr_key>;
94 pinctrl-0 = <&wifi_enable_h>;
122 rockchip,bitclock-inversion = <0>;
123 rockchip,wait-card-locked = <0>;
153 pwms = <&pwm0 0 5000 1>;
241 pinctrl-0 = <&usb_drv>;
249 pinctrl-0 = <&uart4_rts>;
[all …]
H A Drk3368.dtsi43 #address-cells = <0x2>;
44 #size-cells = <0x0>;
78 cpu_l0: cpu@0 {
81 reg = <0x0 0x0>;
89 reg = <0x0 0x1>;
97 reg = <0x0 0x2>;
105 reg = <0x0 0x3>;
113 reg = <0x0 0x100>;
121 reg = <0x0 0x101>;
129 reg = <0x0 0x102>;
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/xilinx/
H A Dzynqmp.dtsi25 #size-cells = <0>;
27 cpu0: cpu@0 {
32 reg = <0x0>;
40 reg = <0x1>;
49 reg = <0x2>;
58 reg = <0x3>;
66 CPU_SLEEP_0: cpu-sleep-0 {
68 arm,psci-suspend-param = <0x40000000>;
110 interrupts = <0 143 4>,
111 <0 144 4>,
[all …]
/OK3568_Linux_fs/u-boot/drivers/ram/rockchip/
H A Dsdram_rk3308.c27 #define CRU_BASE 0xff500000
28 #define GRF_BASE 0xff000000
29 #define SGRF_BASE 0xff2b0000
30 #define DDR_PHY_BASE 0xff530000
31 #define DDR_PCTL_BASE 0xff010000
32 #define DDR_STANDBY_BASE 0xff030000
33 #define PMU_BASS_ADDR 0xff520000
34 #define SERVICE_MSCH_BASE 0xff5c8000
136 rk3308_pll_div.frac = 0x872B02; in rkdclk_init()
137 rk3308_pll_div.dsmpd = 0; in rkdclk_init()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drk3308.dtsi35 #size-cells = <0>;
37 cpu0: cpu@0 {
40 reg = <0x0 0x0>;
47 reg = <0x0 0x1>;
54 reg = <0x0 0x2>;
61 reg = <0x0 0x3>;
79 #clock-cells = <0>;
101 reg = <0x0 0xff010000 0x0 0x10000>;
121 #clock-cells = <0>;
129 reg = <0x0 0xff000000 0x0 0x10000>;
[all …]
H A Dzynqmp.dtsi18 #size-cells = <0>;
20 cpu@0 {
24 reg = <0x0>;
32 reg = <0x1>;
40 reg = <0x2>;
48 reg = <0x3>;
55 CPU_SLEEP_0: cpu-sleep-0 {
57 arm,psci-suspend-param = <0x40000000>;
76 #power-domain-cells = <0x0>;
77 pd-id = <0x16>;
[all …]
H A Drk3368.dtsi76 #address-cells = <0x2>;
77 #size-cells = <0x0>;
114 cpu_sleep: cpu-sleep-0 {
116 arm,psci-suspend-param = <0x1010000>;
117 entry-latency-us = <0x3fffffff>;
118 exit-latency-us = <0x40000000>;
119 min-residency-us = <0xffffffff>;
123 cpu_l0: cpu@0 {
126 reg = <0x0 0x0>;
136 reg = <0x0 0x1>;
[all …]
H A D.rk3368-sheep.dtb.dts.tmp
H A D.rk3368-geekbox.dtb.dts.tmp

12