Home
last modified time | relevance | path

Searched +full:0 +full:x00000 (Results 1 – 25 of 257) sorted by relevance

1234567891011

/OK3568_Linux_fs/kernel/arch/powerpc/include/asm/
H A Dmpic.h14 #define MPIC_GREG_BASE 0x01000
16 #define MPIC_GREG_FEATURE_0 0x00000
17 #define MPIC_GREG_FEATURE_LAST_SRC_MASK 0x07ff0000
19 #define MPIC_GREG_FEATURE_LAST_CPU_MASK 0x00001f00
21 #define MPIC_GREG_FEATURE_VERSION_MASK 0xff
22 #define MPIC_GREG_FEATURE_1 0x00010
23 #define MPIC_GREG_GLOBAL_CONF_0 0x00020
24 #define MPIC_GREG_GCONF_RESET 0x80000000
27 * 0b00 = pass through (interrupts routed to IRQ0)
28 * 0b01 = Mixed mode
[all …]
/OK3568_Linux_fs/yocto/meta-openembedded/meta-oe/recipes-benchmark/libhugetlbfs/files/
H A D0001-Revert-ld.hugetlbfs-fix-Ttext-segment-argument-on-AA.patch1 From 0a163f60b4a316c4b6f1726a71c84755f3bd85e7 Mon Sep 17 00:00:00 2001
62 Entry point 0x201105
67 PHDR 0x000034 0x00200034 0x00200034 0x00140 0x00140 R 0x4
68 INTERP 0x000174 0x00200174 0x00200174 0x0001d 0x0001d R 0x1
70 LOAD 0x000000 0x00200000 0x00200000 0x1222c 0x1222c R E 0x200000
71 LOAD 0x1ffdf0 0x005ffdf0 0x005ffdf0 0x102e0 0x202ec RW 0x200000
72 DYNAMIC 0x1ffdf8 0x005ffdf8 0x005ffdf8 0x00128 0x00128 RW 0x4
73 NOTE 0x000194 0x00200194 0x00200194 0x00044 0x00044 R 0x4
74 GNU_EH_FRAME 0x012224 0x00212224 0x00212224 0x00008 0x00008 R 0x4
75 GNU_STACK 0x000000 0x00000000 0x00000000 0x00000 0x00000 RW 0x10
[all …]
/OK3568_Linux_fs/kernel/drivers/media/platform/rockchip/isp/
H A Dregs_v3x.h9 #define ISP3X_CTRL_BASE 0x00000000
10 #define ISP3X_VI_ISP_EN (ISP3X_CTRL_BASE + 0x00000)
11 #define ISP3X_VI_ISP_PATH (ISP3X_CTRL_BASE + 0x00004)
12 #define ISP3X_VI_ID (ISP3X_CTRL_BASE + 0x00008)
13 #define ISP3X_VI_ISP_CLK_CTRL (ISP3X_CTRL_BASE + 0x0000c)
14 #define ISP3X_VI_ICCL (ISP3X_CTRL_BASE + 0x00010)
15 #define ISP3X_VI_IRCL (ISP3X_CTRL_BASE + 0x00014)
16 #define ISP3X_VI_DPCL (ISP3X_CTRL_BASE + 0x00018)
17 #define ISP3X_SWS_CFG (ISP3X_CTRL_BASE + 0x0001c)
19 #define ISP3X_IMG_EFF_BASE 0x00000200
[all …]
H A Dregs_v2x.h9 #define CTRL_BASE 0x00000000
10 #define CTRL_VI_ISP_EN (CTRL_BASE + 0x00000)
11 #define CTRL_VI_ISP_PATH (CTRL_BASE + 0x00004)
12 #define CTRL_VI_ID (CTRL_BASE + 0x00008)
13 #define CTRL_VI_ISP_CLK_CTRL (CTRL_BASE + 0x0000c)
14 #define CTRL_VI_ICCL (CTRL_BASE + 0x00010)
15 #define CTRL_VI_IRCL (CTRL_BASE + 0x00014)
16 #define CTRL_VI_DPCL (CTRL_BASE + 0x00018)
17 #define CTRL_SWS_CFG (CTRL_BASE + 0x0001c)
18 #define LVDS_CTRL (CTRL_BASE + 0x00020)
[all …]
/OK3568_Linux_fs/kernel/drivers/media/common/b2c2/
H A Dflexcop-sram.c28 return 0; in flexcop_sram_init()
55 return 0; in flexcop_sram_set_dest()
75 #if 0
81 for (i = 0; i < len; i++) {
82 command = bank | addr | 0x04000000 | (*buf << 0x10);
86 while (((read_reg_dw(adapter, 0x700) & 0x80000000) != 0) && (retries > 0)) {
91 if (retries == 0)
94 write_reg_dw(adapter, 0x700, command);
106 for (i = 0; i < len; i++) {
107 command = bank | addr | 0x04008000;
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/arm/
H A Dmalidp_regs.h20 #define MALIDP_DE_IRQ_UNDERRUN (1 << 0)
34 #define MALIDP500_SE_IRQ_CONF_MODE (1 << 0)
50 #define MALIDP550_SE_IRQ_EOW (1 << 0)
54 #define MALIDP550_DC_IRQ_CONF_VALID (1 << 0)
67 #define MALIDP_CFG_VALID (1 << 0)
68 #define MALIDP_DISP_FUNC_GAMMA (1 << 0)
75 #define MALIDP_REG_STATUS 0x00000
76 #define MALIDP_REG_SETIRQ 0x00004
77 #define MALIDP_REG_MASKIRQ 0x00008
78 #define MALIDP_REG_CLEARIRQ 0x0000c
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852bs/phl/hal_g6/phy/rf/halrf_8852b/
H A Dhalrf_tssi_8852b.c28 for (i = 0; i < reg_num; i++) { in _tssi_backup_bb_registers_8852b()
31 RF_DBG(rf, DBG_RF_TX_PWR_TRACK, "[TSSI] Backup BB 0x%x = 0x%x\n", in _tssi_backup_bb_registers_8852b()
46 for (i = 0; i < reg_num; i++) { in _tssi_reload_bb_registers_8852b()
49 RF_DBG(rf, DBG_RF_TX_PWR_TRACK, "[TSSI] Reload BB 0x%x = 0x%x\n", in _tssi_reload_bb_registers_8852b()
67 channelIndex = 0; in _halrf_ch_to_idx()
76 if (idx >= 0 && idx <= 13) in _halrf_idx_to_ch()
78 else if (idx >= (0 + 14) && idx <= (14 + 14)) in _halrf_idx_to_ch()
85 channelIndex = 0; in _halrf_idx_to_ch()
94 struct rf_pmac_tx_info tx_info = {0}; in _halrf_tssi_hw_tx_8852b()
103 tx_info.txagc_cw = 0; in _halrf_tssi_hw_tx_8852b()
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852be/phl/hal_g6/phy/rf/halrf_8852b/
H A Dhalrf_tssi_8852b.c28 for (i = 0; i < reg_num; i++) { in _tssi_backup_bb_registers_8852b()
31 RF_DBG(rf, DBG_RF_TX_PWR_TRACK, "[TSSI] Backup BB 0x%x = 0x%x\n", in _tssi_backup_bb_registers_8852b()
46 for (i = 0; i < reg_num; i++) { in _tssi_reload_bb_registers_8852b()
49 RF_DBG(rf, DBG_RF_TX_PWR_TRACK, "[TSSI] Reload BB 0x%x = 0x%x\n", in _tssi_reload_bb_registers_8852b()
67 channelIndex = 0; in _halrf_ch_to_idx()
76 if (idx >= 0 && idx <= 13) in _halrf_idx_to_ch()
78 else if (idx >= (0 + 14) && idx <= (14 + 14)) in _halrf_idx_to_ch()
85 channelIndex = 0; in _halrf_idx_to_ch()
94 struct rf_pmac_tx_info tx_info = {0}; in _halrf_tssi_hw_tx_8852b()
103 tx_info.txagc_cw = 0; in _halrf_tssi_hw_tx_8852b()
[all …]
/OK3568_Linux_fs/u-boot/arch/x86/include/asm/
H A Dlapic.h12 #define LAPIC_DEFAULT_BASE 0xfee00000
14 #define LAPIC_ID 0x020
15 #define LAPIC_LVR 0x030
17 #define LAPIC_TASKPRI 0x080
18 #define LAPIC_TPRI_MASK 0xff
20 #define LAPIC_RRR 0x0c0
22 #define LAPIC_SPIV 0x0f0
23 #define LAPIC_SPIV_ENABLE 0x100
25 #define LAPIC_ICR 0x300
26 #define LAPIC_DEST_SELF 0x40000
[all …]
/OK3568_Linux_fs/kernel/sound/soc/fsl/
H A Dfsl_audmix.c38 SOC_ENUM_SINGLE_S(FSL_AUDMIX_ATCR0, 0, endis_sel),
41 SOC_ENUM_SINGLE_S(FSL_AUDMIX_ATCR1, 0, endis_sel),
53 { .tdms = 0, .clk = 0, .msg = "" },
59 { .tdms = 3, .clk = 0, .msg = "DIS->MIX: Please start both TDMs!\n" }
61 { .tdms = 1, .clk = 0, .msg = "TDM1->DIS: TDM1 not started!\n" },
63 { .tdms = 0, .clk = 0, .msg = "" },
67 { .tdms = 3, .clk = 0, .msg = "TDM1->MIX: Please start both TDMs!\n" }
69 { .tdms = 2, .clk = 0, .msg = "TDM2->DIS: TDM2 not started!\n" },
73 { .tdms = 0, .clk = 0, .msg = "" },
75 { .tdms = 3, .clk = 0, .msg = "TDM2->MIX: Please start both TDMs!\n" }
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/imx/
H A Dclk-imx8qxp-lpcg.h11 #define LSIO_PWM_0_LPCG 0x00000
12 #define LSIO_PWM_1_LPCG 0x10000
13 #define LSIO_PWM_2_LPCG 0x20000
14 #define LSIO_PWM_3_LPCG 0x30000
15 #define LSIO_PWM_4_LPCG 0x40000
16 #define LSIO_PWM_5_LPCG 0x50000
17 #define LSIO_PWM_6_LPCG 0x60000
18 #define LSIO_PWM_7_LPCG 0x70000
19 #define LSIO_GPIO_0_LPCG 0x80000
20 #define LSIO_GPIO_1_LPCG 0x90000
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Dpx30-robot.dtsi18 rockchip,wake-irq = <0>;
24 pinctrl-0 = <&uart2m0_xfer>;
35 reg = <0x0 0x8000000 0x0 0xa0000>;
36 record-size = <0x20000>;
37 console-size = <0x80000>;
38 ftrace-size = <0x00000>;
39 pmsg-size = <0x00000>;
66 threshold: trip-point-0 {
86 pinctrl-0 = <&tsadc_otp_gpio>;
/OK3568_Linux_fs/u-boot/drivers/i2c/
H A Dmv_i2c.h13 #define I2C_COND_NORMAL 0
23 #define I2C_READ 0
28 #define I2C_ISR_INIT 0x7FF
31 #define ICR_START 0x1 /* start bit */
32 #define ICR_STOP 0x2 /* stop bit */
33 #define ICR_ACKNAK 0x4 /* send ACK(0) or NAK(1) */
34 #define ICR_TB 0x8 /* transfer byte bit */
35 #define ICR_MA 0x10 /* master abort */
36 #define ICR_SCLE 0x20 /* master clock enable, mona SCLEA */
37 #define ICR_IUE 0x40 /* unit enable */
[all …]
/OK3568_Linux_fs/kernel/tools/perf/trace/beauty/tracepoints/
H A Dx86_msr.sh13 # Just the ones starting with 0x00000 so as to have a simple
17 …[[:space:]]*define[[:space:]]+MSR_([[:alnum:]][[:alnum:]_]+)[[:space:]]+(0x00000[[:xdigit:]]+)[[:s…
24 regex='^[[:space:]]*#[[:space:]]*define[[:space:]]+MSR_([[:alnum:]][[:alnum:]_]+)[[:space:]]+(0xc00…
33 regex='^[[:space:]]*#[[:space:]]*define[[:space:]]+MSR_([[:alnum:]][[:alnum:]_]+)[[:space:]]+(0xc00…
/OK3568_Linux_fs/kernel/arch/arm/mach-mv78xx0/
H A Dmv78xx0.h20 * f0800000 PCIe #0 I/O space
32 * fee00000 f0800000 64K PCIe #0 I/O space
42 #define MV78XX0_CORE0_REGS_PHYS_BASE 0xf1020000
43 #define MV78XX0_CORE1_REGS_PHYS_BASE 0xf1024000
44 #define MV78XX0_CORE_REGS_VIRT_BASE IOMEM(0xfe400000)
45 #define MV78XX0_CORE_REGS_PHYS_BASE 0xfe400000
48 #define MV78XX0_PCIE_IO_PHYS_BASE(i) (0xf0800000 + ((i) << 20))
51 #define MV78XX0_REGS_PHYS_BASE 0xf1000000
52 #define MV78XX0_REGS_VIRT_BASE IOMEM(0xfec00000)
55 #define MV78XX0_PCIE_MEM_PHYS_BASE 0xc0000000
[all …]
/OK3568_Linux_fs/kernel/arch/powerpc/boot/dts/
H A Dtqm8548.dts31 #size-cells = <0>;
33 PowerPC,8548@0 {
35 reg = <0>;
38 d-cache-size = <0x8000>; // L1, 32K
39 i-cache-size = <0x8000>; // L1, 32K
46 reg = <0x00000000 0x00000000>; // Filled in by U-Boot
53 ranges = <0x0 0xe0000000 0x100000>;
54 bus-frequency = <0>;
57 ecm-law@0 {
59 reg = <0x0 0x1000>;
[all …]
H A Dtqm8548-bigflash.dts31 #size-cells = <0>;
33 PowerPC,8548@0 {
35 reg = <0>;
38 d-cache-size = <0x8000>; // L1, 32K
39 i-cache-size = <0x8000>; // L1, 32K
46 reg = <0x00000000 0x00000000>; // Filled in by U-Boot
53 ranges = <0x0 0xa0000000 0x100000>;
54 bus-frequency = <0>;
57 ecm-law@0 {
59 reg = <0x0 0x1000>;
[all …]
H A Dxpedite5200_xmon.dts18 boot-bank = <0x0>;
34 #size-cells = <0>;
36 PowerPC,8548@0 {
38 reg = <0>;
41 d-cache-size = <0x8000>; // L1, 32K
42 i-cache-size = <0x8000>; // L1, 32K
49 reg = <0x0 0x0>; // Filled in by boot loader
56 ranges = <0x0 0xef000000 0x100000>;
57 bus-frequency = <0>;
60 ecm-law@0 {
[all …]
/OK3568_Linux_fs/kernel/arch/arm/mach-dove/
H A Ddove.h19 * e0000000 @runtime 128M PCIe-0 Memory space
23 * f2000000 fee00000 1M PCIe-0 I/O space
27 #define DOVE_CESA_PHYS_BASE 0xc8000000
28 #define DOVE_CESA_VIRT_BASE IOMEM(0xfdb00000)
31 #define DOVE_PCIE0_MEM_PHYS_BASE 0xe0000000
34 #define DOVE_PCIE1_MEM_PHYS_BASE 0xe8000000
37 #define DOVE_BOOTROM_PHYS_BASE 0xf8000000
40 #define DOVE_SCRATCHPAD_PHYS_BASE 0xf0000000
41 #define DOVE_SCRATCHPAD_VIRT_BASE IOMEM(0xfdd00000)
44 #define DOVE_SB_REGS_PHYS_BASE 0xf1000000
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/nouveau/nvkm/subdev/pci/
H A Dgk104.c29 return (nvkm_rd32(pci->subdev.device, 0x8c1c0) & 0x4) == 0x4 ? 2 : 1; in gk104_pcie_version_supported()
40 nvkm_mask(device, 0x8c1c0, 0x30000, 0x10000); in gk104_pcie_set_cap_speed()
44 nvkm_mask(device, 0x8c1c0, 0x30000, 0x20000); in gk104_pcie_set_cap_speed()
48 nvkm_mask(device, 0x8c1c0, 0x30000, 0x30000); in gk104_pcie_set_cap_speed()
58 if (speed == 0) in gk104_pcie_cap_speed()
62 int speed2 = nvkm_rd32(pci->subdev.device, 0x8c1c0) & 0x30000; in gk104_pcie_cap_speed()
64 case 0x00000: in gk104_pcie_cap_speed()
65 case 0x10000: in gk104_pcie_cap_speed()
67 case 0x20000: in gk104_pcie_cap_speed()
69 case 0x30000: in gk104_pcie_cap_speed()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/nouveau/nvkm/engine/sec/fuc/
H A Dg98.fuc0s23 ctx_dma_query: .b32 0
24 ctx_dma_src: .b32 0
25 ctx_dma_dst: .b32 0
27 ctx_query_address_high: .b32 0
28 ctx_query_address_low: .b32 0
29 ctx_query_counter: .b32 0
30 ctx_cond_address_high: .b32 0
31 ctx_cond_address_low: .b32 0
32 ctx_cond_off: .b32 0
33 ctx_src_address_high: .b32 0
[all …]
/OK3568_Linux_fs/kernel/tools/testing/selftests/kvm/include/x86_64/
H A Dprocessor.h18 #define X86_CR4_VME (1ul << 0)
39 #define UNEXPECTED_VECTOR_PORT 0xfff0u
225 __asm__ __volatile__("mov %0, %%cr4" : : "r" (val) : "memory"); in set_cr4()
250 asm volatile("movq %0, %%"#__xmm : : "r"(__var) : #__xmm)
255 case 0: in set_xmm()
285 assert(n >= 0 && n <= 7); in get_xmm()
296 case 0: in get_xmm()
313 return 0; in get_xmm()
335 return kvm_get_supported_cpuid_index(function, 0); in kvm_get_supported_cpuid_entry()
380 #define X86_CR0_PE (1UL<<0) /* Protection Enable */
[all …]
/OK3568_Linux_fs/kernel/arch/arm/mach-ux500/
H A Ddb8500-regs.h10 #define U8500_ESRAM_BASE 0x40000000
11 #define U8500_ESRAM_BANK_SIZE 0x00020000
21 #define U8500_ESRAM_DMA_LCPA_OFFSET 0x10000
28 #define U8500_PER3_BASE 0x80000000
29 #define U8500_STM_BASE 0x80100000
30 #define U8500_STM_REG_BASE (U8500_STM_BASE + 0xF000)
31 #define U8500_PER2_BASE 0x80110000
32 #define U8500_PER1_BASE 0x80120000
33 #define U8500_B2R2_BASE 0x80130000
34 #define U8500_HSEM_BASE 0x80140000
[all …]
/OK3568_Linux_fs/kernel/arch/x86/include/asm/
H A Dapicdef.h12 #define IO_APIC_DEFAULT_PHYS_BASE 0xfec00000
13 #define APIC_DEFAULT_PHYS_BASE 0xfee00000
21 #define APIC_ID 0x20
23 #define APIC_LVR 0x30
24 #define APIC_LVR_MASK 0xFF00FF
26 #define GET_APIC_VERSION(x) ((x) & 0xFFu)
27 #define GET_APIC_MAXLVT(x) (((x) >> 16) & 0xFFu)
29 # define APIC_INTEGRATED(x) ((x) & 0xF0u)
33 #define APIC_XAPIC(x) ((x) >= 0x14)
34 #define APIC_EXT_SPACE(x) ((x) & 0x80000000)
[all …]
/OK3568_Linux_fs/kernel/drivers/i2c/busses/
H A Di2c-efm32.c17 #define REG_CTRL 0x00
18 #define REG_CTRL_EN 0x00001
19 #define REG_CTRL_SLAVE 0x00002
20 #define REG_CTRL_AUTOACK 0x00004
21 #define REG_CTRL_AUTOSE 0x00008
22 #define REG_CTRL_AUTOSN 0x00010
23 #define REG_CTRL_ARBDIS 0x00020
24 #define REG_CTRL_GCAMEN 0x00040
25 #define REG_CTRL_CLHR__MASK 0x00300
26 #define REG_CTRL_BITO__MASK 0x03000
[all …]

1234567891011