| 67574733 | 10-Oct-2025 |
Ahmed Azeem <ahmed.azeem@arm.com> |
feat(arm): load config after GPT FIP offset
When ARM_GPT_SUPPORT is enabled and the FIP resides inside a GPT partition, arm_bl2_el3_plat_config_load() may try to load a random FIP at base address 0,
feat(arm): load config after GPT FIP offset
When ARM_GPT_SUPPORT is enabled and the FIP resides inside a GPT partition, arm_bl2_el3_plat_config_load() may try to load a random FIP at base address 0, failing to find the actual FIP.
Resolve the FIP from the GPT partition table first and compute the offset when ARM_GPT_SUPPORT is set, before calling arm_bl2_el3_plat_config_load() to load the platform config from the FIP itself.
Change-Id: I5c9a461961c5167b816d5fb632cceb76f1439d83 Signed-off-by: Ahmed Azeem <ahmed.azeem@arm.com>
show more ...
|
| dbda614c | 22-Oct-2025 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
fix(arm): derive RMM bank size from payload
Compute the RMM bank size as half of the RMM payload size instead of using a hardcoded value. This removes duplication and keeps the bank size automatical
fix(arm): derive RMM bank size from payload
Compute the RMM bank size as half of the RMM payload size instead of using a hardcoded value. This removes duplication and keeps the bank size automatically in sync with payload size changes.
Change-Id: I064390ec50115929bf6248344bf08a19fbc15344 Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 716deb86 | 22-Oct-2025 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
fix(arm): move lfa componet header to common and fix the helper
Move the FVP LFA component definitions to include/plat/arm/common/ so they can be shared by all Arm platforms, and update include path
fix(arm): move lfa componet header to common and fix the helper
Move the FVP LFA component definitions to include/plat/arm/common/ so they can be shared by all Arm platforms, and update include paths accordingly.
On FVP, rename the input parameter to lfa_component_id to match the function declaration, and fix callers to pass the component ID (not image_id) to the prime-complete helper.
Change-Id: Ia1485096819d6523c4bee14c602cbde3c6e144ef Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| f677182c | 21-Oct-2025 |
Chris Kay <chris.kay@arm.com> |
Merge "fix(st): add build directory for stm32image" into integration |
| 2cdc34c5 | 26-Aug-2025 |
Arvind Ram Prakash <arvind.ramprakash@arm.com> |
feat(cpus): add support for Dionysus cpu library
Add basic CPU library code to support the Dionysus CPU.
Signed-off-by: Arvind Ram Prakash <arvind.ramprakash@arm.com> Change-Id: I4e6b3c7e7369b7cbf0
feat(cpus): add support for Dionysus cpu library
Add basic CPU library code to support the Dionysus CPU.
Signed-off-by: Arvind Ram Prakash <arvind.ramprakash@arm.com> Change-Id: I4e6b3c7e7369b7cbf0e18d295e5ef5352f621e44
show more ...
|
| 81fece21 | 20-Oct-2025 |
Olivier Deprez <olivier.deprez@arm.com> |
fix(tc): force specifying TARGET_PLATFORM
tc platform.mk has assumptions about TARGET_PLATFORM to be properly defined.
For PLAT=tc if not specifying TARGET_PLATFORM on build command line, it emits
fix(tc): force specifying TARGET_PLATFORM
tc platform.mk has assumptions about TARGET_PLATFORM to be properly defined.
For PLAT=tc if not specifying TARGET_PLATFORM on build command line, it emits the cryptic error message:
expr: syntax error: unexpected argument \u20182\u2019 plat/arm/board/tc/platform.mk:75: *** Platform tc is no longer available.. Stop.
Add an assert such that the error becomes:
plat/arm/board/tc/platform.mk:9: *** TARGET_PLATFORM must not be empty. Stop.
Signed-off-by: Olivier Deprez <olivier.deprez@arm.com> Change-Id: If53a01b537768a806495d8dc1c5096059eafa490
show more ...
|
| 673c4443 | 17-Oct-2025 |
Mark Dykes <mark.dykes@arm.com> |
Merge "feat(rk3568): support SCMI for clock/reset domain" into integration |
| 8287d101 | 17-Oct-2025 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "fix(imx): check if the cluster id is valid" into integration |
| 579254a8 | 17-Oct-2025 |
Yann Gautier <yann.gautier@st.com> |
Merge changes I82beb663,Ie970984e,Ia13f8e09,Ib498832d into integration
* changes: feat(rcar): deduplicate plat_crash_print_regs feat(rcar): split common SCIF code feat(rcar): replace static rc
Merge changes I82beb663,Ie970984e,Ia13f8e09,Ib498832d into integration
* changes: feat(rcar): deduplicate plat_crash_print_regs feat(rcar): split common SCIF code feat(rcar): replace static rcar_putc pointer with static register offsets feat(rcar): deduplicate SCIF console_rcar_register
show more ...
|
| 0d35f9e5 | 17-Oct-2025 |
Yann Gautier <yann.gautier@st.com> |
fix(st): add build directory for stm32image
Since patch to prevent build races on the build directory [1], there could be issues to build stm32image tool, with parallel build, and when using a custo
fix(st): add build directory for stm32image
Since patch to prevent build races on the build directory [1], there could be issues to build stm32image tool, with parallel build, and when using a custom BUILD_PLAT directory. Fix that the same way the other tools were fixed (with: | $$(@D)/).
[1]: 774fb3798e43 fix(build): prevent races on the build directory
Change-Id: Idd3a43d2565018ea8755df69e7385f07fda7941f Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 4e1ccc60 | 29-Sep-2024 |
Shengfei Xu <xsf@rock-chips.com> |
feat(rk3568): support SCMI for clock/reset domain
rockchip scmi clock controls clocks which only available in secure mode.
Change-Id: Ide3a8dac72512ce79331592c3cbb86577de7df70 Signed-off-by: Shengf
feat(rk3568): support SCMI for clock/reset domain
rockchip scmi clock controls clocks which only available in secure mode.
Change-Id: Ide3a8dac72512ce79331592c3cbb86577de7df70 Signed-off-by: Shengfei Xu <xsf@rock-chips.com>
show more ...
|
| 203575c3 | 17-Oct-2025 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes Ifbc5ab02,Ib9002609,I0276257d into integration
* changes: fix(fvp): initialise the event log's size to avoid using gibberish values fix(tsp): keep the tsp D128 unaware, not the dis
Merge changes Ifbc5ab02,Ib9002609,I0276257d into integration
* changes: fix(fvp): initialise the event log's size to avoid using gibberish values fix(tsp): keep the tsp D128 unaware, not the dispatcher fix(dice): prevent compiler warnings
show more ...
|
| b8ad1a16 | 16-Oct-2025 |
Mark Dykes <mark.dykes@arm.com> |
Merge "feat(rcar): deduplicate PWRC timer" into integration |
| 53808e9c | 16-Oct-2025 |
Mark Dykes <mark.dykes@arm.com> |
Merge changes I24209ac0,I1caf6cc6 into integration
* changes: feat(rcar): deduplicate PWRC SRAM trampoline feat(rcar): deduplicate stack protector |
| b3bcfd12 | 14-Aug-2025 |
Andre Przywara <andre.przywara@arm.com> |
feat(cpufeat): enable FEAT_PFAR support
Implement support for FEAT_PFAR, which introduces the PFAR_ELx system register, recording the faulting physical address for some aborts. Those system register
feat(cpufeat): enable FEAT_PFAR support
Implement support for FEAT_PFAR, which introduces the PFAR_ELx system register, recording the faulting physical address for some aborts. Those system registers are trapped by the SCR_EL3.PFARen bit, so set the bit for the non-secure world context to allow OSes to use the feature.
This is controlled by the ENABLE_FEAT_PFAR build flag, which follows the usual semantics of 2 meaning the feature being runtime detected. Let the default for this flag be 0, but set it to 2 for the FVP.
Change-Id: I5c9ae750417e75792f693732df3869e02b6e4319 Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| eaceb373 | 13-Oct-2025 |
Devanshi Chauhan <Devanshi.ChauhanAlpeshbhai@amd.com> |
fix(xilinx): limit pm_feature_check deprecation warning to once per boot
The deprecation warning in pm_feature_check() is being displayed multiple times during boot, causing log spam.
Modify the wa
fix(xilinx): limit pm_feature_check deprecation warning to once per boot
The deprecation warning in pm_feature_check() is being displayed multiple times during boot, causing log spam.
Modify the warning to display only once per boot session by using a static boolean flag. This maintains the deprecation notification while reducing log verbosity.
Change-Id: Ie2ae265b0e0b4d08c6341f1870258b970f5a1fc7 Signed-off-by: Devanshi Chauhan <Devanshi.ChauhanAlpeshbhai@amd.com>
show more ...
|
| aa05796e | 15-Oct-2025 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "feat(cpufeat): enable FEAT_AIE support" into integration |
| b199ca1a | 13-Oct-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
fix(fvp): initialise the event log's size to avoid using gibberish values
The event log's DT bindings only specify the lower 32 bits of the event log's size, but the size is held in a 64 bit variabl
fix(fvp): initialise the event log's size to avoid using gibberish values
The event log's DT bindings only specify the lower 32 bits of the event log's size, but the size is held in a 64 bit variable on stack. When conditions are right, the uninitialised upper 32 bits may contain gibberish that throws off our computations, leading to faults.
Change-Id: Ifbc5ab027aac4e8899fea962656b07960b9b00b9 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 0c3b84c1 | 08-Oct-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
fix(dice): prevent compiler warnings
LTO builds make the compiler observe possible unitialised accesses. That's not the case, but calm it down with a 0. It also doesn't like the declaration mismatch
fix(dice): prevent compiler warnings
LTO builds make the compiler observe possible unitialised accesses. That's not the case, but calm it down with a 0. It also doesn't like the declaration mismatch in tc so bring it in line.
Change-Id: I0276257d05d1cb1d4f7e1e0d914c48c8ab3d308d Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 8deba2a8 | 15-Oct-2025 |
Yann Gautier <yann.gautier@st.com> |
Merge changes I17523700,Ic05f3227,Id9c509a5 into integration
* changes: feat(qemu): add support for FEAT_GCS feat(qemu): add support for FEAT_SxPxE feat(qemu): add support for FEAT_TCR2 and FE
Merge changes I17523700,Ic05f3227,Id9c509a5 into integration
* changes: feat(qemu): add support for FEAT_GCS feat(qemu): add support for FEAT_SxPxE feat(qemu): add support for FEAT_TCR2 and FEAT_SCTLR2
show more ...
|
| 3abe14f7 | 15-Oct-2025 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes I92c3e293,I95149f5e into integration
* changes: fix(imx): match function parameters to declaration fix(intel): match declaration with definition |
| cab31629 | 15-Oct-2025 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "fix(rcar3): clear TCR_EL1 at the BL2 entry point" into integration |
| d9872d75 | 14-Oct-2025 |
Jean-Philippe Brucker <jean-philippe@linaro.org> |
feat(qemu): add support for FEAT_GCS
Auto-detect FEAT_GCS and enable it when the platform supports it. This is needed for Linux under QEMU 10.2
Change-Id: I175237006d3808bc058499a34357918674a0c561
feat(qemu): add support for FEAT_GCS
Auto-detect FEAT_GCS and enable it when the platform supports it. This is needed for Linux under QEMU 10.2
Change-Id: I175237006d3808bc058499a34357918674a0c561 Signed-off-by: Jean-Philippe Brucker <jean-philippe@linaro.org>
show more ...
|
| 139ddfb5 | 14-Oct-2025 |
Jean-Philippe Brucker <jean-philippe@linaro.org> |
feat(qemu): add support for FEAT_SxPxE
Auto-detect the POE and PIE features and enable them when the platform supports them. This is needed for Linux under QEMU 10.2.
Change-Id: Ic05f3227e61386b06a
feat(qemu): add support for FEAT_SxPxE
Auto-detect the POE and PIE features and enable them when the platform supports them. This is needed for Linux under QEMU 10.2.
Change-Id: Ic05f3227e61386b06a1deffce8678048aed456b1 Signed-off-by: Jean-Philippe Brucker <jean-philippe@linaro.org>
show more ...
|
| 436cc702 | 14-Jul-2025 |
Pierrick Bouvier <pierrick.bouvier@linaro.org> |
feat(qemu): add support for FEAT_TCR2 and FEAT_SCTLR2
QEMU supports this since 10.1. ENABLE_FEAT_TCR2 is needed to boot a Linux guest. ENABLE_FEAT_SCTLR2 is needed to boot a Linux nested guest.
Cha
feat(qemu): add support for FEAT_TCR2 and FEAT_SCTLR2
QEMU supports this since 10.1. ENABLE_FEAT_TCR2 is needed to boot a Linux guest. ENABLE_FEAT_SCTLR2 is needed to boot a Linux nested guest.
Change-Id: Id9c509a530fb5d0df9955f80ef26992d5bea1191 Signed-off-by: Pierrick Bouvier <pierrick.bouvier@linaro.org> Signed-off-by: Jean-Philippe Brucker <jean-philippe@linaro.org>
show more ...
|