Home
last modified time | relevance | path

Searched refs:TSO_CLKGEN1_REG (Results 1 – 7 of 7) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tso/
H A DhalTSO.c162 #define TSO_CLKGEN1_REG(addr) (*((volatile MS_U16*)(_virtTSORegBase + 0x6600UL + ((addr)<<2UL… macro
486 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_IN) &= ~REG_CLKGEN1_TSO_TRACE_MASK; in HAL_TSO_PowerCtrl()
487 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) &= ~REG_CLKGEN1_TSO_OUT_CLK_MASK; in HAL_TSO_PowerCtrl()
488 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_IN) &= ~REG_CLKGEN1_TSO_IN_MASK; in HAL_TSO_PowerCtrl()
489 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO1_IN) &= ~REG_CLKGEN1_TSO1_IN_MASK; in HAL_TSO_PowerCtrl()
493 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) |= REG_CLKGEN1_TSO_OUT_CLK_DISABLE; in HAL_TSO_PowerCtrl()
494 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_IN) |= REG_CLKGEN1_TSO_TRACE_DISABLE; in HAL_TSO_PowerCtrl()
495 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_IN) |= REG_CLKGEN1_TSO_IN_DISABLE; in HAL_TSO_PowerCtrl()
496 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO1_IN) |= REG_CLKGEN1_TSO1_IN_DISABLE; in HAL_TSO_PowerCtrl()
623 u16value = TSO_CLKGEN1_REG(u16Reg) & ~u16RegMask; in HAL_TSO_Set_InClk()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/maldives/tso/
H A DhalTSO.c148 #define TSO_CLKGEN1_REG(addr) (*((volatile MS_U16*)(_virtTSORegBase + 0x6600 + ((addr)<<2)))) macro
537 u16value = TSO_CLKGEN1_REG(u16Reg) & ~u16RegMask; in HAL_TSO_Set_InClk()
543 u16value = TSO_CLKGEN1_REG(u16Reg) & ~u16RegMask; in HAL_TSO_Set_InClk()
574 TSO_CLKGEN1_REG(u16Reg) = u16value; in HAL_TSO_Set_InClk()
577 TSO_CLKGEN1_REG(u16Reg) = u16value; in HAL_TSO_Set_InClk()
615 …u16data = (TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_IN) & REG_CLKGEN1_TSO_IN_MASK) >> REG_CLKGEN1_TSO_IN_SH… in HAL_TSO_GetInputTSIF_Status()
619 …u16data = (TSO_CLKGEN1_REG(REG_CLKGEN1_TSO1_IN) & REG_CLKGEN1_TSO1_IN_MASK) >> REG_CLKGEN1_TSO1_IN… in HAL_TSO_GetInputTSIF_Status()
723 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_CLK) &= ~REG_CLKGEN1_TSO_OUT_PHASE_TUN_ENABLE; in HAL_TSO_Set_TSOOut_Phase_Tune()
727 … u16value = (TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_PHASE) & ~REG_CLKGEN1_TSO_OUT_PH_TUN_NUM_MASK) in HAL_TSO_Set_TSOOut_Phase_Tune()
730 TSO_CLKGEN1_REG(REG_CLKGEN1_TSO_OUT_PHASE) = u16value; in HAL_TSO_Set_TSOOut_Phase_Tune()
[all …]
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tso/
H A DhalTSO.c147 …#define TSO_CLKGEN1_REG(addr) (*((volatile MS_U16*)(_u32TSORegBase + 0x6600UL + ((addr)<<2))… macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tso/
H A DhalTSO.c147 …#define TSO_CLKGEN1_REG(addr) (*((volatile MS_U16*)(_u32TSORegBase + 0x6600UL + ((addr)<<2))… macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tso/
H A DhalTSO.c147 …#define TSO_CLKGEN1_REG(addr) (*((volatile MS_U16*)(_u32TSORegBase + 0x6600UL + ((addr)<<2))… macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tso/
H A DhalTSO.c147 …#define TSO_CLKGEN1_REG(addr) (*((volatile MS_U16*)(_u32TSORegBase + 0x6600UL + ((addr)<<2))… macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tso/
H A DhalTSO.c148 …#define TSO_CLKGEN1_REG(addr) (*((volatile MS_U16*)(_u32TSORegBase + 0x6600UL + ((addr)<<2))… macro