| /rk3399_rockchip-uboot/arch/x86/include/asm/ |
| H A D | cache.h | 14 #ifndef CONFIG_SYS_CACHELINE_SIZE
15 #define CONFIG_SYS_CACHELINE_SIZE 64 macro
18 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
|
| /rk3399_rockchip-uboot/arch/arm/cpu/pxa/ |
| H A D | cache.c | 26 start &= ~(CONFIG_SYS_CACHELINE_SIZE - 1); in invalidate_dcache_range()
27 stop &= ~(CONFIG_SYS_CACHELINE_SIZE - 1); in invalidate_dcache_range()
31 start += CONFIG_SYS_CACHELINE_SIZE; in invalidate_dcache_range()
|
| /rk3399_rockchip-uboot/arch/powerpc/lib/ |
| H A D | cache.c | 17 start = start_addr & ~(CONFIG_SYS_CACHELINE_SIZE - 1); in flush_cache()
21 addr += CONFIG_SYS_CACHELINE_SIZE) { in flush_cache()
29 addr += CONFIG_SYS_CACHELINE_SIZE) { in flush_cache()
|
| /rk3399_rockchip-uboot/arch/microblaze/include/asm/ |
| H A D | cache.h | 16 #ifdef CONFIG_SYS_CACHELINE_SIZE
17 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
|
| /rk3399_rockchip-uboot/arch/arm/cpu/arm926ejs/ |
| H A D | cache.c | 34 start += CONFIG_SYS_CACHELINE_SIZE; in invalidate_dcache_range()
45 start += CONFIG_SYS_CACHELINE_SIZE; in flush_dcache_range()
|
| /rk3399_rockchip-uboot/arch/arm/cpu/arm11/ |
| H A D | cpu.c | 74 start += CONFIG_SYS_CACHELINE_SIZE; in invalidate_dcache_range()
85 start += CONFIG_SYS_CACHELINE_SIZE; in flush_dcache_range()
|
| /rk3399_rockchip-uboot/arch/nds32/include/asm/ |
| H A D | cache.h | 58 #ifdef CONFIG_SYS_CACHELINE_SIZE
59 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
|
| /rk3399_rockchip-uboot/arch/arm/lib/ |
| H A D | cache.c | 53 if (start & (CONFIG_SYS_CACHELINE_SIZE - 1)) in check_cache_range()
56 if (stop & (CONFIG_SYS_CACHELINE_SIZE - 1)) in check_cache_range()
|
| H A D | cache-cp15.c | 81 startpt &= ~(CONFIG_SYS_CACHELINE_SIZE - 1); in mmu_set_region_dcache_behaviour()
83 stoppt = ALIGN(stoppt, CONFIG_SYS_CACHELINE_SIZE); in mmu_set_region_dcache_behaviour()
|
| /rk3399_rockchip-uboot/arch/arm/mach-omap2/omap5/ |
| H A D | sec_entry_cpu1.S | 85 mov r1, #CONFIG_SYS_CACHELINE_SIZE
114 .balign CONFIG_SYS_CACHELINE_SIZE
115 .rept CONFIG_SYS_CACHELINE_SIZE/4
|
| /rk3399_rockchip-uboot/arch/powerpc/include/asm/ |
| H A D | cache.h | 31 #ifndef CONFIG_SYS_CACHELINE_SIZE
32 #define CONFIG_SYS_CACHELINE_SIZE L1_CACHE_BYTES macro
|
| /rk3399_rockchip-uboot/arch/m68k/include/asm/ |
| H A D | cache.h | 198 #ifdef CONFIG_SYS_CACHELINE_SIZE
199 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
|
| /rk3399_rockchip-uboot/arch/sandbox/include/asm/ |
| H A D | cache.h | 23 #define CONFIG_SYS_CACHELINE_SIZE ARCH_DMA_MINALIGN macro
|
| /rk3399_rockchip-uboot/arch/mips/include/asm/ |
| H A D | cache.h | 20 #define CONFIG_SYS_CACHELINE_SIZE ARCH_DMA_MINALIGN macro
|
| /rk3399_rockchip-uboot/arch/arm/include/asm/ |
| H A D | cache.h | 51 #define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
|
| /rk3399_rockchip-uboot/include/configs/ |
| H A D | rk3188_common.h | 10 #define CONFIG_SYS_CACHELINE_SIZE 64 macro
|
| H A D | rk3368_common.h | 12 #define CONFIG_SYS_CACHELINE_SIZE 64 macro
|
| H A D | MCR3000.h | 127 #define CONFIG_SYS_CACHELINE_SIZE 16 macro
|
| H A D | amcore.h | 95 #define CONFIG_SYS_CACHELINE_SIZE 16 macro
|
| H A D | mx7ulp_evk.h | 75 #define CONFIG_SYS_CACHELINE_SIZE 64 macro
|
| /rk3399_rockchip-uboot/drivers/usb/dwc3/ |
| H A D | io.h | 23 #define CACHELINE_SIZE CONFIG_SYS_CACHELINE_SIZE
|
| /rk3399_rockchip-uboot/lib/optee_clientApi/ |
| H A D | tee_ufs_rpmb.c | 57 req_packets = memalign(CONFIG_SYS_CACHELINE_SIZE, sizeof(struct rpmb_data_frame) * req_nfrm); in rpmb_data_req()
61 rsp_packets = memalign(CONFIG_SYS_CACHELINE_SIZE, sizeof(struct rpmb_data_frame) * rsp_nfrm); in rpmb_data_req()
|
| /rk3399_rockchip-uboot/drivers/crypto/rockchip/ |
| H A D | crypto_hash_cache.c | 19 hash_cache->cache = (u8 *)memalign(CONFIG_SYS_CACHELINE_SIZE, in hash_cache_calc()
80 ulong alignment = CONFIG_SYS_CACHELINE_SIZE; in crypto_flush_cacheline()
|
| /rk3399_rockchip-uboot/drivers/net/ |
| H A D | fsl_mcdmafec.c | 511 (struct eth_device *)memalign(CONFIG_SYS_CACHELINE_SIZE, in mcdmafec_initialize()
540 (cbd_t *) memalign(CONFIG_SYS_CACHELINE_SIZE, in mcdmafec_initialize()
543 (cbd_t *) memalign(CONFIG_SYS_CACHELINE_SIZE, in mcdmafec_initialize()
546 (char *)memalign(CONFIG_SYS_CACHELINE_SIZE, DBUF_LENGTH); in mcdmafec_initialize()
554 fec_info[i].phy_name = (char *)memalign(CONFIG_SYS_CACHELINE_SIZE, 32); in mcdmafec_initialize()
|
| /rk3399_rockchip-uboot/arch/arm/cpu/armv7/ |
| H A D | virt-v7.c | 57 unsigned long szflush = ALIGN(sz + 1, CONFIG_SYS_CACHELINE_SIZE); in relocate_secure_section()
|