Home
last modified time | relevance | path

Searched refs:MIDR_PN_MASK (Results 1 – 14 of 14) sorted by relevance

/rk3399_ARM-atf/lib/cpus/aarch64/
H A Dcpuamu.c26 (MIDR_PN_MASK << MIDR_PN_SHIFT); in midr_match()
/rk3399_ARM-atf/plat/imx/imx93/aarch64/
H A Dplat_helpers.S29 cmp w0, #((\_cpu_midr >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
/rk3399_ARM-atf/include/lib/cpus/
H A Dcpu_ops.h13 (MIDR_PN_MASK << MIDR_PN_SHIFT)
/rk3399_ARM-atf/include/lib/cpus/aarch32/
H A Dcpu_macros.S136 ldr r1, =((\_cpu_midr >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
/rk3399_ARM-atf/plat/rockchip/common/aarch64/
H A Dplat_helpers.S48 cmp w0, #((CORTEX_A72_MIDR >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
/rk3399_ARM-atf/plat/imx/common/
H A Dimx8_helpers.S34 cmp w0, #((\_cpu_midr >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
/rk3399_ARM-atf/plat/nuvoton/common/
H A Dnuvoton_helpers.S39 cmp w0, #((\_cpu_midr >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
/rk3399_ARM-atf/plat/renesas/common/aarch64/
H A Dplat_helpers.S361 cmp w1, #((CORTEX_A57_MIDR >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
/rk3399_ARM-atf/plat/nvidia/tegra/common/aarch64/
H A Dtegra_helpers.S65 mov x1, #(MIDR_PN_MASK << MIDR_PN_SHIFT)
/rk3399_ARM-atf/include/lib/cpus/aarch64/
H A Dcpu_macros.S180 cmp w0, #((\_cpu_midr >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
/rk3399_ARM-atf/include/arch/aarch64/
H A Darch.h24 #define MIDR_PN_MASK U(0xfff) macro
28 #define EXTRACT_PARTNUM(x) ((x >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
/rk3399_ARM-atf/plat/renesas/rzg/
H A Dbl2_plat_setup.c711 midr = reg & (MIDR_PN_MASK << MIDR_PN_SHIFT); in bl2_el3_early_platform_setup()
/rk3399_ARM-atf/include/arch/aarch32/
H A Darch.h23 #define MIDR_PN_MASK U(0xfff) macro
/rk3399_ARM-atf/plat/renesas/rcar/
H A Dbl2_plat_setup.c1080 midr = reg & (MIDR_PN_MASK << MIDR_PN_SHIFT); in bl2_el3_early_platform_setup()