Home
last modified time | relevance | path

Searched refs:CTX_SCR_EL3 (Results 1 – 12 of 12) sorted by relevance

/rk3399_ARM-atf/lib/extensions/tcr/
H A Dtcr2.c23 reg = read_ctx_reg(state, CTX_SCR_EL3); in tcr2_enable()
25 write_ctx_reg(state, CTX_SCR_EL3, reg); in tcr2_enable()
39 reg = read_ctx_reg(state, CTX_SCR_EL3); in tcr2_disable()
41 write_ctx_reg(state, CTX_SCR_EL3, reg); in tcr2_disable()
/rk3399_ARM-atf/lib/extensions/sme/
H A Dsme.c26 reg = read_ctx_reg(state, CTX_SCR_EL3); in sme_enable()
28 write_ctx_reg(state, CTX_SCR_EL3, reg); in sme_enable()
87 reg = read_ctx_reg(state, CTX_SCR_EL3); in sme_disable()
89 write_ctx_reg(state, CTX_SCR_EL3, reg); in sme_disable()
/rk3399_ARM-atf/lib/extensions/fgt/
H A Dfgt2.c23 reg = read_ctx_reg(state, CTX_SCR_EL3); in fgt2_enable()
25 write_ctx_reg(state, CTX_SCR_EL3, reg); in fgt2_enable()
/rk3399_ARM-atf/lib/el3_runtime/aarch64/
H A Dcontext_mgmt.c126 scr_el3 = read_ctx_reg(state, CTX_SCR_EL3); in setup_secure_context()
141 write_ctx_reg(state, CTX_SCR_EL3, scr_el3); in setup_secure_context()
168 scr_el3 = read_ctx_reg(state, CTX_SCR_EL3); in setup_realm_context()
197 write_ctx_reg(state, CTX_SCR_EL3, scr_el3); in setup_realm_context()
238 scr_el3 = read_ctx_reg(state, CTX_SCR_EL3); in setup_ns_context()
343 write_ctx_reg(state, CTX_SCR_EL3, scr_el3); in setup_ns_context()
567 write_ctx_reg(state, CTX_SCR_EL3, scr_el3); in setup_context_common()
1039 scr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_SCR_EL3); in init_nonsecure_el2_unused()
1156 CTX_SCR_EL3); in cm_prepare_el3_exit()
1718 u_register_t scr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_SCR_EL3); in cm_prepare_el3_exit_ns()
[all …]
H A Dcontext.S566 ldr x10, [sp, #CTX_EL3STATE_OFFSET + CTX_SCR_EL3]
635 ldr x18, [sp, #CTX_EL3STATE_OFFSET + CTX_SCR_EL3]
/rk3399_ARM-atf/lib/extensions/amu/aarch64/
H A Damu.c42 reg = read_ctx_reg(state, CTX_SCR_EL3); in amu_enable()
44 write_ctx_reg(state, CTX_SCR_EL3, reg); in amu_enable()
/rk3399_ARM-atf/lib/extensions/idte/
H A Didte3.c291 reg = read_ctx_reg(state, CTX_SCR_EL3); in idte3_enable()
293 write_ctx_reg(state, CTX_SCR_EL3, reg); in idte3_enable()
/rk3399_ARM-atf/plat/arm/common/aarch64/
H A Dexecution_state_switch.c95 scr = read_ctx_reg(el3_ctx, CTX_SCR_EL3); in arm_execution_state_switch()
/rk3399_ARM-atf/bl31/
H A Dbl31_traps.c249 scr_el3 = read_ctx_reg(state, CTX_SCR_EL3); in inject_undef64()
/rk3399_ARM-atf/services/std_svc/sdei/
H A Dsdei_private.h169 return ((read_ctx_reg(el3_ctx, CTX_SCR_EL3) & SCR_HCE_BIT) != 0U) ? in sdei_client_el()
/rk3399_ARM-atf/services/arm_arch_svc/
H A Darm_arch_svc_setup.c206 bitmask = read_ctx_reg(state, CTX_SCR_EL3); in smccc_arch_feature_availability()
/rk3399_ARM-atf/include/lib/el3_runtime/aarch64/
H A Dcontext.h78 #define CTX_SCR_EL3 U(0x0) macro