Home
last modified time | relevance | path

Searched refs:regval (Results 1 – 25 of 462) sorted by relevance

12345678910>>...19

/OK3568_Linux_fs/kernel/drivers/net/ethernet/synopsys/
H A Ddwc-xlgmac-hw.c38 u32 regval; in xlgmac_disable_rx_csum() local
40 regval = readl(pdata->mac_regs + MAC_RCR); in xlgmac_disable_rx_csum()
41 regval = XLGMAC_SET_REG_BITS(regval, MAC_RCR_IPC_POS, in xlgmac_disable_rx_csum()
43 writel(regval, pdata->mac_regs + MAC_RCR); in xlgmac_disable_rx_csum()
50 u32 regval; in xlgmac_enable_rx_csum() local
52 regval = readl(pdata->mac_regs + MAC_RCR); in xlgmac_enable_rx_csum()
53 regval = XLGMAC_SET_REG_BITS(regval, MAC_RCR_IPC_POS, in xlgmac_enable_rx_csum()
55 writel(regval, pdata->mac_regs + MAC_RCR); in xlgmac_enable_rx_csum()
112 u32 regval; in xlgmac_enable_rx_vlan_stripping() local
114 regval = readl(pdata->mac_regs + MAC_VLANTR); in xlgmac_enable_rx_vlan_stripping()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-omap2/omap3/
H A Demif4.c66 unsigned int regval; in do_emif4_init() local
68 regval = (EMIF4_DDR1_READ_LAT | EMIF4_DDR1_PWRDN_DIS | in do_emif4_init()
70 writel(regval, &emif4_base->ddr_phyctrl1); in do_emif4_init()
71 writel(regval, &emif4_base->ddr_phyctrl1_shdw); in do_emif4_init()
75 regval = readl(&emif4_base->sdram_iodft_tlgc); in do_emif4_init()
76 regval |= (1<<10); in do_emif4_init()
77 writel(regval, &emif4_base->sdram_iodft_tlgc); in do_emif4_init()
83 regval |= (1<<0); in do_emif4_init()
84 writel(regval, &emif4_base->sdram_iodft_tlgc); in do_emif4_init()
86 regval = (EMIF4_TIM1_T_WTR | EMIF4_TIM1_T_RRD | in do_emif4_init()
[all …]
/OK3568_Linux_fs/kernel/drivers/media/pci/cx23885/
H A Dcx23885-417.c275 u32 regval; in cx23885_mc417_init() local
280 regval = MC417_SPD_CTL(MC417_SPD_CTL_FAST) | in cx23885_mc417_init()
283 cx_write(MC417_CTL, regval); in cx23885_mc417_init()
286 regval = MC417_MIRDY; in cx23885_mc417_init()
287 cx_write(MC417_OEN, regval); in cx23885_mc417_init()
290 regval = MC417_MIWR | MC417_MIRD | MC417_MICS; in cx23885_mc417_init()
291 cx_write(MC417_RWD, regval); in cx23885_mc417_init()
311 u32 regval; in mc417_register_write() local
319 regval = MC417_MIRD | MC417_MIRDY | MCI_REGISTER_DATA_BYTE0 | in mc417_register_write()
321 cx_write(MC417_RWD, regval); in mc417_register_write()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_opp_csc_v.c132 tbl_entry->regval[0], in program_color_matrix_v()
138 tbl_entry->regval[1], in program_color_matrix_v()
150 tbl_entry->regval[2], in program_color_matrix_v()
156 tbl_entry->regval[3], in program_color_matrix_v()
168 tbl_entry->regval[4], in program_color_matrix_v()
174 tbl_entry->regval[5], in program_color_matrix_v()
186 tbl_entry->regval[6], in program_color_matrix_v()
192 tbl_entry->regval[7], in program_color_matrix_v()
204 tbl_entry->regval[8], in program_color_matrix_v()
210 tbl_entry->regval[9], in program_color_matrix_v()
[all …]
/OK3568_Linux_fs/kernel/drivers/rapidio/switches/
H A Dtsi57x.c120 u32 regval; in tsi57x_set_domain() local
128 TSI578_SP_MODE_GLBL, &regval); in tsi57x_set_domain()
130 regval & ~TSI578_SP_MODE_LUT_512); in tsi57x_set_domain()
142 u32 regval; in tsi57x_get_domain() local
148 TSI578_GLBL_ROUTE_BASE, &regval); in tsi57x_get_domain()
150 *sw_domain = (u8)(regval >> 24); in tsi57x_get_domain()
158 u32 regval; in tsi57x_em_init() local
167 TSI578_SP_MODE(portnum), &regval); in tsi57x_em_init()
170 regval & ~TSI578_SP_MODE_PW_DIS); in tsi57x_em_init()
175 &regval); in tsi57x_em_init()
[all …]
H A Didt_gen2.c199 u32 regval; in idtg2_get_domain() local
205 IDT_RIO_DOMAIN, &regval); in idtg2_get_domain()
207 *sw_domain = (u8)(regval & 0xff); in idtg2_get_domain()
215 u32 regval; in idtg2_em_init() local
240 rio_read_config_32(rdev, IDT_DEV_CTRL_1, &regval); in idtg2_em_init()
242 regval | IDT_DEV_CTRL_1_GENPW | IDT_DEV_CTRL_1_PRSTBEH); in idtg2_em_init()
258 rio_read_config_32(rdev, IDT_PORT_OPS(i), &regval); in idtg2_em_init()
260 IDT_PORT_OPS(i), regval | IDT_PORT_OPS_GENPW | in idtg2_em_init()
280 rio_read_config_32(rdev, IDT_LANE_CTRL(i), &regval); in idtg2_em_init()
282 regval | IDT_LANE_CTRL_GENPW); in idtg2_em_init()
[all …]
/OK3568_Linux_fs/kernel/drivers/hwmon/
H A Dmax31730.c85 u8 regval = *confdata; in max31730_set_enable() local
89 regval |= BIT(channel); in max31730_set_enable()
91 regval &= ~BIT(channel); in max31730_set_enable()
93 if (regval != *confdata) { in max31730_set_enable()
94 err = i2c_smbus_write_byte_data(client, reg, regval); in max31730_set_enable()
97 *confdata = regval; in max31730_set_enable()
120 int regval, reg, offset; in max31730_read() local
154 regval = i2c_smbus_read_byte_data(data->client, in max31730_read()
156 if (regval < 0) in max31730_read()
157 return regval; in max31730_read()
[all …]
H A Dk10temp.c100 void (*read_htcreg)(struct pci_dev *pdev, u32 *regval);
101 void (*read_tempreg)(struct pci_dev *pdev, u32 *regval);
130 static void read_htcreg_pci(struct pci_dev *pdev, u32 *regval) in read_htcreg_pci() argument
132 pci_read_config_dword(pdev, REG_HARDWARE_THERMAL_CONTROL, regval); in read_htcreg_pci()
135 static void read_tempreg_pci(struct pci_dev *pdev, u32 *regval) in read_tempreg_pci() argument
137 pci_read_config_dword(pdev, REG_REPORTED_TEMPERATURE, regval); in read_tempreg_pci()
151 static void read_htcreg_nb_f15(struct pci_dev *pdev, u32 *regval) in read_htcreg_nb_f15() argument
154 F15H_M60H_HARDWARE_TEMP_CTRL_OFFSET, regval); in read_htcreg_nb_f15()
157 static void read_tempreg_nb_f15(struct pci_dev *pdev, u32 *regval) in read_tempreg_nb_f15() argument
160 F15H_M60H_REPORTED_TEMP_CTRL_OFFSET, regval); in read_tempreg_nb_f15()
[all …]
H A Dmax6621.c167 static int max6621_verify_reg_data(struct device *dev, int regval) in max6621_verify_reg_data() argument
169 if (regval >= MAX6621_PECI_ERR_MIN && in max6621_verify_reg_data()
170 regval <= MAX6621_PECI_ERR_MAX) { in max6621_verify_reg_data()
172 regval); in max6621_verify_reg_data()
177 switch (regval) { in max6621_verify_reg_data()
180 regval); in max6621_verify_reg_data()
183 dev_dbg(dev, "Polling disabled - err 0x%04x.\n", regval); in max6621_verify_reg_data()
187 regval); in max6621_verify_reg_data()
190 dev_dbg(dev, "Resource is disabled - err 0x%04x.\n", regval); in max6621_verify_reg_data()
193 dev_dbg(dev, "No alert active - err 0x%04x.\n", regval); in max6621_verify_reg_data()
[all …]
/OK3568_Linux_fs/kernel/drivers/power/supply/
H A Dadp5061.c178 unsigned int regval; in adp5061_get_input_current_limit() local
181 ret = regmap_read(st->regmap, ADP5061_VINX_SET, &regval); in adp5061_get_input_current_limit()
185 mode = ADP5061_VINX_SET_ILIM_MODE(regval); in adp5061_get_input_current_limit()
228 unsigned int regval; in adp5061_get_min_voltage() local
231 ret = regmap_read(st->regmap, ADP5061_VOLTAGE_TH, &regval); in adp5061_get_min_voltage()
235 regval = ((regval & ADP5061_VOLTAGE_TH_VTRK_DEAD_MSK) >> 3); in adp5061_get_min_voltage()
236 val->intval = adp5061_vmin[regval] * 1000; in adp5061_get_min_voltage()
244 unsigned int regval; in adp5061_get_chg_volt_lim() local
247 ret = regmap_read(st->regmap, ADP5061_TERM_SET, &regval); in adp5061_get_chg_volt_lim()
251 mode = ADP5061_TERM_SET_CHG_VLIM_MODE(regval); in adp5061_get_chg_volt_lim()
[all …]
/OK3568_Linux_fs/kernel/drivers/crypto/hisilicon/sec/
H A Dsec_drv.c255 u32 regval; in sec_queue_ar_pkgattr() local
257 regval = readl_relaxed(addr); in sec_queue_ar_pkgattr()
259 regval |= SEC_Q_ARUSER_CFG_PKG; in sec_queue_ar_pkgattr()
261 regval &= ~SEC_Q_ARUSER_CFG_PKG; in sec_queue_ar_pkgattr()
262 writel_relaxed(regval, addr); in sec_queue_ar_pkgattr()
270 u32 regval; in sec_queue_aw_pkgattr() local
272 regval = readl_relaxed(addr); in sec_queue_aw_pkgattr()
273 regval |= SEC_Q_AWUSER_CFG_PKG; in sec_queue_aw_pkgattr()
274 writel_relaxed(regval, addr); in sec_queue_aw_pkgattr()
361 u32 regval; in sec_bd_endian_little() local
[all …]
/OK3568_Linux_fs/kernel/arch/arm/mach-omap2/
H A Domap_phy_internal.c58 u32 regval; in am35x_musb_reset() local
61 regval = omap_ctrl_readl(AM35XX_CONTROL_IP_SW_RESET); in am35x_musb_reset()
63 regval |= AM35XX_USBOTGSS_SW_RST; in am35x_musb_reset()
64 omap_ctrl_writel(regval, AM35XX_CONTROL_IP_SW_RESET); in am35x_musb_reset()
66 regval &= ~AM35XX_USBOTGSS_SW_RST; in am35x_musb_reset()
67 omap_ctrl_writel(regval, AM35XX_CONTROL_IP_SW_RESET); in am35x_musb_reset()
69 regval = omap_ctrl_readl(AM35XX_CONTROL_IP_SW_RESET); in am35x_musb_reset()
112 u32 regval; in am35x_musb_clear_irq() local
114 regval = omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR); in am35x_musb_clear_irq()
115 regval |= AM35XX_USBOTGSS_INT_CLR; in am35x_musb_clear_irq()
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/kvm/
H A Dvgic-sys-reg-v3.c23 val = p->regval; in access_gic_ctlr()
81 p->regval = val; in access_gic_ctlr()
94 vmcr.pmr = (p->regval & ICC_PMR_EL1_MASK) >> ICC_PMR_EL1_SHIFT; in access_gic_pmr()
97 p->regval = (vmcr.pmr << ICC_PMR_EL1_SHIFT) & ICC_PMR_EL1_MASK; in access_gic_pmr()
110 vmcr.bpr = (p->regval & ICC_BPR0_EL1_MASK) >> in access_gic_bpr0()
114 p->regval = (vmcr.bpr << ICC_BPR0_EL1_SHIFT) & in access_gic_bpr0()
127 p->regval = 0; in access_gic_bpr1()
132 vmcr.abpr = (p->regval & ICC_BPR1_EL1_MASK) >> in access_gic_bpr1()
136 p->regval = (vmcr.abpr << ICC_BPR1_EL1_SHIFT) & in access_gic_bpr1()
141 p->regval = min((vmcr.bpr + 1), 7U); in access_gic_bpr1()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-at91/armv7/
H A Dclock.c156 u32 regval, status; in at91_enable_periph_generated_clk() local
171 regval = readl(&pmc->pcr); in at91_enable_periph_generated_clk()
172 regval &= ~AT91_PMC_PCR_GCKCSS; in at91_enable_periph_generated_clk()
173 regval &= ~AT91_PMC_PCR_GCKDIV; in at91_enable_periph_generated_clk()
177 regval |= AT91_PMC_PCR_GCKCSS_SLOW_CLK; in at91_enable_periph_generated_clk()
180 regval |= AT91_PMC_PCR_GCKCSS_MAIN_CLK; in at91_enable_periph_generated_clk()
183 regval |= AT91_PMC_PCR_GCKCSS_PLLA_CLK; in at91_enable_periph_generated_clk()
186 regval |= AT91_PMC_PCR_GCKCSS_UPLL_CLK; in at91_enable_periph_generated_clk()
189 regval |= AT91_PMC_PCR_GCKCSS_MCK_CLK; in at91_enable_periph_generated_clk()
192 regval |= AT91_PMC_PCR_GCKCSS_AUDIO_CLK; in at91_enable_periph_generated_clk()
[all …]
/OK3568_Linux_fs/kernel/drivers/phy/marvell/
H A Dphy-berlin-sata.c68 u32 regval; in phy_berlin_sata_reg_setbits() local
74 regval = readl(ctrl_reg + PORT_VSR_DATA); in phy_berlin_sata_reg_setbits()
75 regval &= ~mask; in phy_berlin_sata_reg_setbits()
76 regval |= val; in phy_berlin_sata_reg_setbits()
77 writel(regval, ctrl_reg + PORT_VSR_DATA); in phy_berlin_sata_reg_setbits()
85 u32 regval; in phy_berlin_sata_power_on() local
93 regval = readl(priv->base + HOST_VSA_DATA); in phy_berlin_sata_power_on()
94 regval &= ~desc->power_bit; in phy_berlin_sata_power_on()
95 writel(regval, priv->base + HOST_VSA_DATA); in phy_berlin_sata_power_on()
99 regval = readl(priv->base + HOST_VSA_DATA); in phy_berlin_sata_power_on()
[all …]
/OK3568_Linux_fs/kernel/drivers/regulator/
H A Dab3100.c162 u8 regval; in ab3100_enable_regulator() local
165 &regval); in ab3100_enable_regulator()
173 if (regval & AB3100_REG_ON_MASK) in ab3100_enable_regulator()
176 regval |= AB3100_REG_ON_MASK; in ab3100_enable_regulator()
179 regval); in ab3100_enable_regulator()
193 u8 regval; in ab3100_disable_regulator() local
211 &regval); in ab3100_disable_regulator()
217 regval &= ~AB3100_REG_ON_MASK; in ab3100_disable_regulator()
219 regval); in ab3100_disable_regulator()
225 u8 regval; in ab3100_is_enabled_regulator() local
[all …]
H A Dlp8755.c55 unsigned int regval; in lp8755_buck_enable_time() local
58 ret = regmap_read(rdev->regmap, 0x12 + id, &regval); in lp8755_buck_enable_time()
63 return (regval & 0xff) * 100; in lp8755_buck_enable_time()
112 unsigned int regval; in lp8755_buck_get_mode() local
115 ret = regmap_read(rdev->regmap, 0x06, &regval); in lp8755_buck_get_mode()
120 if (regval & (0x01 << id)) in lp8755_buck_get_mode()
123 ret = regmap_read(rdev->regmap, 0x08 + id, &regval); in lp8755_buck_get_mode()
128 if (regval & 0x20) in lp8755_buck_get_mode()
142 unsigned int regval = 0x00; in lp8755_buck_set_ramp() local
148 regval = 0x07; in lp8755_buck_set_ramp()
[all …]
/OK3568_Linux_fs/kernel/drivers/platform/mellanox/
H A Dmlxreg-io.c48 bool rw_flag, int regsize, u32 *regval) in mlxreg_io_get_reg() argument
52 ret = regmap_read(regmap, data->reg, regval); in mlxreg_io_get_reg()
72 *regval = !!(*regval & ~data->mask); in mlxreg_io_get_reg()
75 *regval &= data->mask; in mlxreg_io_get_reg()
77 *regval |= ~data->mask; in mlxreg_io_get_reg()
83 *regval = ror32(*regval & data->mask, (data->bit - 1)); in mlxreg_io_get_reg()
88 *regval = (*regval & ~data->mask) | in_val; in mlxreg_io_get_reg()
101 *regval |= rol32(val, regsize * i * 8); in mlxreg_io_get_reg()
116 u32 regval = 0; in mlxreg_io_attr_show() local
120 priv->regsize, &regval); in mlxreg_io_attr_show()
[all …]
H A Dmlxreg-hotplug.c162 u32 regval; in mlxreg_hotplug_attr_show() local
169 ret = regmap_read(priv->regmap, data->reg, &regval); in mlxreg_hotplug_attr_show()
174 regval &= data->mask; in mlxreg_hotplug_attr_show()
178 regval = !(regval & data->mask); in mlxreg_hotplug_attr_show()
180 regval = !!(regval & data->mask); in mlxreg_hotplug_attr_show()
183 return sprintf(buf, "%u\n", regval); in mlxreg_hotplug_attr_show()
195 u32 regval; in mlxreg_hotplug_attr_init() local
210 &regval); in mlxreg_hotplug_attr_init()
214 item->mask = GENMASK((regval & item->mask) - 1, 0); in mlxreg_hotplug_attr_init()
229 data->capability, &regval); in mlxreg_hotplug_attr_init()
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/bcmdhd/include/
H A Dsbsdio.h134 #define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS) argument
135 #define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS) argument
136 #define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval)) argument
137 #define SBSDIO_CLKAV(regval, alponly) (SBSDIO_ALPAV(regval) && \ argument
138 (alponly ? 1 : SBSDIO_HTAV(regval)))
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd/include/
H A Dsbsdio.h134 #define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS) argument
135 #define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS) argument
136 #define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval)) argument
137 #define SBSDIO_CLKAV(regval, alponly) (SBSDIO_ALPAV(regval) && \ argument
138 (alponly ? 1 : SBSDIO_HTAV(regval)))
/OK3568_Linux_fs/external/rkwifibt/drivers/infineon/include/
H A Dsbsdio.h139 #define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS) argument
140 #define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS) argument
141 #define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval)) argument
142 #define SBSDIO_CLKAV(regval, alponly) (SBSDIO_ALPAV(regval) && \ argument
143 (alponly ? 1 : SBSDIO_HTAV(regval)))
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/infineon/bcmdhd/include/
H A Dsbsdio.h139 #define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS) argument
140 #define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS) argument
141 #define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval)) argument
142 #define SBSDIO_CLKAV(regval, alponly) (SBSDIO_ALPAV(regval) && \ argument
143 (alponly ? 1 : SBSDIO_HTAV(regval)))
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_indep_power/include/
H A Dsbsdio.h143 #define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS) argument
144 #define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS) argument
145 #define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval)) argument
146 #define SBSDIO_CLKAV(regval, alponly) (SBSDIO_ALPAV(regval) && \ argument
147 (alponly ? 1 : SBSDIO_HTAV(regval)))
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/cywdhd/bcmdhd/include/
H A Dsbsdio.h139 #define SBSDIO_ALPAV(regval) ((regval) & SBSDIO_AVBITS) argument
140 #define SBSDIO_HTAV(regval) (((regval) & SBSDIO_AVBITS) == SBSDIO_AVBITS) argument
141 #define SBSDIO_ALPONLY(regval) (SBSDIO_ALPAV(regval) && !SBSDIO_HTAV(regval)) argument
142 #define SBSDIO_CLKAV(regval, alponly) (SBSDIO_ALPAV(regval) && \ argument
143 (alponly ? 1 : SBSDIO_HTAV(regval)))

12345678910>>...19