Home
last modified time | relevance | path

Searched refs:prcm (Results 1 – 25 of 71) sorted by relevance

123

/OK3568_Linux_fs/u-boot/arch/arm/mach-omap2/omap5/
H A Dhw_data.c22 struct prcm_regs const **prcm = variable
350 (*prcm)->cm_l4per_clkstctrl, in enable_basic_clocks()
351 (*prcm)->cm_l3init_clkstctrl, in enable_basic_clocks()
352 (*prcm)->cm_memif_clkstctrl, in enable_basic_clocks()
353 (*prcm)->cm_l4cfg_clkstctrl, in enable_basic_clocks()
355 (*prcm)->cm_gmac_clkstctrl, in enable_basic_clocks()
361 (*prcm)->cm_l3_gpmc_clkctrl, in enable_basic_clocks()
362 (*prcm)->cm_memif_emif_1_clkctrl, in enable_basic_clocks()
363 (*prcm)->cm_memif_emif_2_clkctrl, in enable_basic_clocks()
364 (*prcm)->cm_l4cfg_l4_cfg_clkctrl, in enable_basic_clocks()
[all …]
H A Dhwinit.c222 clk_val = readl((*prcm)->cm_coreaon_io_srcomp_clkctrl); in srcomp_enable()
224 writel(clk_val, (*prcm)->cm_coreaon_io_srcomp_clkctrl); in srcomp_enable()
276 clk_val = readl((*prcm)->cm_coreaon_io_srcomp_clkctrl); in srcomp_enable()
278 writel(clk_val, (*prcm)->cm_coreaon_io_srcomp_clkctrl); in srcomp_enable()
280 clk_val = readl((*prcm)->cm_wkupaon_io_srcomp_clkctrl); in srcomp_enable()
282 writel(clk_val, (*prcm)->cm_wkupaon_io_srcomp_clkctrl); in srcomp_enable()
403 writel(PRM_RSTCTRL_RESET << 0x1, (*prcm)->prm_rstctrl); in reset_cpu()
405 writel(PRM_RSTCTRL_RESET, (*prcm)->prm_rstctrl); in reset_cpu()
410 return readl((*prcm)->prm_rstst) & PRM_RSTST_WARM_RESET_MASK; in warm_reset()
428 rst_val = readl((*prcm)->prm_rsttime) & ~RSTTIME1_MASK; in setup_warmreset_time()
[all …]
/OK3568_Linux_fs/kernel/arch/arm/mach-omap2/
H A Dclkt2xxx_virt_prcm_set.c99 const struct prcm_config *prcm; in omap2_select_table_rate() local
103 for (prcm = rate_table; prcm->mpu_speed; prcm++) { in omap2_select_table_rate()
104 if (!(prcm->flags & cpu_mask)) in omap2_select_table_rate()
107 if (prcm->xtal_speed != sys_ck_rate) in omap2_select_table_rate()
110 if (prcm->mpu_speed <= rate) { in omap2_select_table_rate()
111 found_speed = prcm->mpu_speed; in omap2_select_table_rate()
122 curr_prcm_set = prcm; in omap2_select_table_rate()
125 if (prcm->dpll_speed == cur_rate / 2) { in omap2_select_table_rate()
127 } else if (prcm->dpll_speed == cur_rate * 2) { in omap2_select_table_rate()
129 } else if (prcm->dpll_speed != cur_rate) { in omap2_select_table_rate()
[all …]
H A Domap_hwmod_2xxx_ipblock_data.c202 .prcm = {
217 .prcm = {
232 .prcm = {
247 .prcm = {
262 .prcm = {
277 .prcm = {
292 .prcm = {
307 .prcm = {
322 .prcm = {
337 .prcm = {
[all …]
H A Domap_hwmod_44xx_data.c49 .prcm = {
70 .prcm = {
84 .prcm = {
97 .prcm = {
110 .prcm = {
132 .prcm = {
145 .prcm = {
158 .prcm = {
179 .prcm = {
199 .prcm = {
[all …]
H A Domap_hwmod_33xx_43xx_ipblock_data.c26 #define CLKCTRL(oh, clkctrl) ((oh).prcm.omap4.clkctrl_offs = (clkctrl))
27 #define RSTCTRL(oh, rstctrl) ((oh).prcm.omap4.rstctrl_offs = (rstctrl))
28 #define RSTST(oh, rstst) ((oh).prcm.omap4.rstst_offs = (rstst))
44 .prcm = {
65 .prcm = {
87 .prcm = {
100 .prcm = {
120 .prcm = {
176 .prcm = {
194 .prcm = {
[all …]
H A Domap_hwmod_81xx_data.c176 .prcm = {
203 .prcm = {
245 .prcm = {
282 .prcm = {
303 .prcm = {
324 .prcm = {
362 .prcm = {
399 .prcm = {
419 .prcm = {
491 .prcm = {
[all …]
H A Domap_hwmod_3xxx_data.c105 .prcm = {
154 .prcm = {
169 .prcm = {
184 .prcm = {
199 .prcm = {
214 .prcm = {
229 .prcm = {
244 .prcm = {
259 .prcm = {
274 .prcm = {
[all …]
H A Domap_hwmod_7xx_data.c46 .prcm = {
67 .prcm = {
81 .prcm = {
94 .prcm = {
116 .prcm = {
129 .prcm = {
142 .prcm = {
155 .prcm = {
168 .prcm = {
191 .prcm = {
[all …]
H A Domap_hwmod_54xx_data.c46 .prcm = {
67 .prcm = {
81 .prcm = {
94 .prcm = {
107 .prcm = {
129 .prcm = {
142 .prcm = {
155 .prcm = {
176 .prcm = {
204 .prcm = {
[all …]
H A Domap_hwmod_2430_data.c75 .prcm = {
98 .prcm = {
113 .prcm = {
128 .prcm = {
141 .prcm = {
173 .prcm = {
217 .prcm = {
233 .prcm = {
249 .prcm = {
265 .prcm = {
[all …]
H A Domap_hwmod_33xx_data.c37 .prcm = {
52 .prcm = {
72 .prcm = {
110 .prcm = {
130 .prcm = {
148 .prcm = {
175 .prcm = {
191 .prcm = {
H A Domap_hwmod_2420_data.c97 .prcm = {
117 .prcm = {
133 .prcm = {
161 .prcm = {
177 .prcm = {
207 .prcm = {
221 .prcm = {
H A Domap_hwmod_43xx_data.c29 .prcm = {
43 .prcm = {
62 .prcm = {
80 .prcm = {
H A DMakefile113 omap-prcm-4-5-common = cminst44xx.o prm44xx.o \
116 obj-$(CONFIG_ARCH_OMAP4) += $(omap-prcm-4-5-common)
117 obj-$(CONFIG_SOC_OMAP5) += $(omap-prcm-4-5-common)
118 obj-$(CONFIG_SOC_DRA7XX) += $(omap-prcm-4-5-common)
119 am33xx-43xx-prcm-common += prm33xx.o cm33xx.o
120 obj-$(CONFIG_SOC_TI81XX) += $(am33xx-43xx-prcm-common)
121 obj-$(CONFIG_SOC_AM33XX) += $(am33xx-43xx-prcm-common)
122 obj-$(CONFIG_SOC_AM43XX) += $(omap-prcm-4-5-common) \
123 $(am33xx-43xx-prcm-common)
H A Domap_hwmod.c763 if (!oh->prcm.omap4.modulemode) in _omap4_xlate_clkctrl()
768 oh->prcm.omap4.clkctrl_offs); in _omap4_xlate_clkctrl()
1006 if (oh->prcm.omap4.flags & HWMOD_OMAP4_CLKFWK_CLKCTR_CLOCK) in _omap4_clkctrl_managed_by_clkfwk()
1018 if (oh->prcm.omap4.clkctrl_offs) in _omap4_has_clkctrl_clock()
1021 if (!oh->prcm.omap4.clkctrl_offs && in _omap4_has_clkctrl_clock()
1022 oh->prcm.omap4.flags & HWMOD_OMAP4_ZERO_CLKCTRL_OFFSET) in _omap4_has_clkctrl_clock()
1067 if (!oh->clkdm || !oh->prcm.omap4.modulemode || in _omap4_enable_module()
1072 oh->name, __func__, oh->prcm.omap4.modulemode); in _omap4_enable_module()
1074 omap_cm_module_enable(oh->prcm.omap4.modulemode, in _omap4_enable_module()
1076 oh->clkdm->cm_inst, oh->prcm.omap4.clkctrl_offs); in _omap4_enable_module()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-omap2/omap4/
H A Dhw_data.c20 struct prcm_regs const **prcm = variable
332 (*prcm)->cm_l4per_clkstctrl, in enable_basic_clocks()
333 (*prcm)->cm_l3init_clkstctrl, in enable_basic_clocks()
334 (*prcm)->cm_memif_clkstctrl, in enable_basic_clocks()
335 (*prcm)->cm_l4cfg_clkstctrl, in enable_basic_clocks()
340 (*prcm)->cm_l3_gpmc_clkctrl, in enable_basic_clocks()
341 (*prcm)->cm_memif_emif_1_clkctrl, in enable_basic_clocks()
342 (*prcm)->cm_memif_emif_2_clkctrl, in enable_basic_clocks()
343 (*prcm)->cm_l4cfg_l4_cfg_clkctrl, in enable_basic_clocks()
344 (*prcm)->cm_wkup_gpio1_clkctrl, in enable_basic_clocks()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-omap2/
H A Dclocks-common.c59 ind = (readl((*prcm)->cm_sys_clksel) & in __get_sys_clk_index()
328 (struct dpll_regs *)((*prcm)->cm_clkmode_dpll_mpu); in configure_mpu_dpll()
329 bypass_dpll((*prcm)->cm_clkmode_dpll_mpu); in configure_mpu_dpll()
330 clrbits_le32((*prcm)->cm_mpu_mpu_clkctrl, in configure_mpu_dpll()
332 setbits_le32((*prcm)->cm_mpu_mpu_clkctrl, in configure_mpu_dpll()
340 do_setup_dpll((*prcm)->cm_clkmode_dpll_mpu, params, DPLL_LOCK, "mpu"); in configure_mpu_dpll()
365 clrsetbits_le32((*prcm)->cm_clksel_dpll_usb, in setup_usb_dpll()
370 do_setup_dpll((*prcm)->cm_clkmode_dpll_usb, params, DPLL_LOCK, "usb"); in setup_usb_dpll()
391 do_setup_dpll((*prcm)->cm_clkmode_dpll_core, params, in setup_dplls()
394 do_setup_dpll((*prcm)->cm_clkmode_dpll_core, params, in setup_dplls()
[all …]
H A Dvc.c77 writel(val, (*prcm)->prm_vc_cfg_i2c_clk); in omap_vc_init()
85 writel(val, (*prcm)->prm_vc_cfg_i2c_mode); in omap_vc_init()
111 writel(reg_val, (*prcm)->prm_vc_val_bypass); in omap_vc_bypass_send_value()
115 (*prcm)->prm_vc_val_bypass); in omap_vc_bypass_send_value()
119 reg_val = readl((*prcm)->prm_vc_val_bypass) & in omap_vc_bypass_send_value()
/OK3568_Linux_fs/u-boot/arch/arm/mach-omap2/omap3/
H A Dclock.c31 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in get_osc_clk_speed()
122 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll3_init_34xx()
234 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll4_init_34xx()
287 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll5_init_34xx()
311 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in mpu_init_34xx()
338 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in iva_init_34xx()
379 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll3_init_36xx()
484 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll4_init_36xx()
527 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in dpll5_init_36xx()
549 struct prcm *prcm_base = (struct prcm *)PRCM_BASE; in mpu_init_36xx()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-sunxi/
H A Dprcm.c27 struct sunxi_prcm_reg *prcm = in prcm_apb0_enable() local
31 setbits_le32(&prcm->apb0_gate, flags); in prcm_apb0_enable()
34 setbits_le32(&prcm->apb0_reset, flags); in prcm_apb0_enable()
39 struct sunxi_prcm_reg *prcm = in prcm_apb0_disable() local
43 clrbits_le32(&prcm->apb0_reset, flags); in prcm_apb0_disable()
46 clrbits_le32(&prcm->apb0_gate, flags); in prcm_apb0_disable()
H A Dclock_sun6i.c26 struct sunxi_prcm_reg * const prcm = in clock_init_safe() local
30 clrsetbits_le32(&prcm->pll_ctrl1, PRCM_PLL_CTRL_LDO_KEY_MASK, in clock_init_safe()
32 clrsetbits_le32(&prcm->pll_ctrl1, ~PRCM_PLL_CTRL_LDO_KEY_MASK, in clock_init_safe()
35 clrbits_le32(&prcm->pll_ctrl1, PRCM_PLL_CTRL_LDO_KEY_MASK); in clock_init_safe()
69 struct sunxi_prcm_reg * const prcm = in clock_init_sec() local
76 setbits_le32(&prcm->prcm_sec_switch, in clock_init_sec()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/arm/omap/
H A Dprcm.txt12 "ti,am3-prcm"
13 "ti,am4-prcm"
14 "ti,omap2-prcm"
28 "ti,dm814-prcm"
29 "ti,dm816-prcm"
/OK3568_Linux_fs/u-boot/board/ti/omap5_uevm/
H A Devm.c166 setbits_le32((*prcm)->cm_l3init_hsusbhost_clkctrl, hs_clk_ctrl_val); in enable_host_clocks()
169 setbits_le32((*prcm)->cm_l3init_hsusbtll_clkctrl, in enable_host_clocks()
173 setbits_le32((*prcm)->cm_l3init_usb_otg_ss_clkctrl, in enable_host_clocks()
177 auxclk = readl((*prcm)->scrm_auxclk1); in enable_host_clocks()
180 writel(auxclk, (*prcm)->scrm_auxclk1); in enable_host_clocks()
/OK3568_Linux_fs/u-boot/board/compulab/cm_t54/
H A Dcm_t54.c207 setbits_le32((*prcm)->cm_l3init_hsusbhost_clkctrl, usbhost_clk); in setup_host_clocks()
209 setbits_le32((*prcm)->cm_l3init_hsusbtll_clkctrl, usbtll_clk); in setup_host_clocks()
214 clrbits_le32((*prcm)->cm_l3init_hsusbtll_clkctrl, usbtll_clk); in setup_host_clocks()
215 clrbits_le32((*prcm)->cm_l3init_hsusbhost_clkctrl, usbhost_clk); in setup_host_clocks()

123