Home
last modified time | relevance | path

Searched refs:lane (Results 1 – 25 of 374) sorted by relevance

12345678910>>...15

/OK3568_Linux_fs/kernel/drivers/phy/marvell/
H A Dphy-mvebu-cp110-comphy.c180 unsigned lane; member
188 .lane = _lane, \
198 .lane = _lane, \
272 unsigned long lane, unsigned long mode) in mvebu_comphy_smc() argument
277 arm_smccc_smc(function, phys, lane, mode, 0, 0, 0, 0, &res); in mvebu_comphy_smc()
290 static int mvebu_comphy_get_mode(bool fw_mode, int lane, int port, in mvebu_comphy_get_mode() argument
304 if (conf->lane == lane && in mvebu_comphy_get_mode()
320 static inline int mvebu_comphy_get_mux(int lane, int port, in mvebu_comphy_get_mux() argument
323 return mvebu_comphy_get_mode(false, lane, port, mode, submode); in mvebu_comphy_get_mux()
326 static inline int mvebu_comphy_get_fw_mode(int lane, int port, in mvebu_comphy_get_fw_mode() argument
[all …]
H A Dphy-mvebu-a3700-comphy.c58 unsigned int lane; member
67 .lane = _lane, \
110 static int mvebu_a3700_comphy_smc(unsigned long function, unsigned long lane, in mvebu_a3700_comphy_smc() argument
116 arm_smccc_smc(function, lane, mode, 0, 0, 0, 0, 0, &res); in mvebu_a3700_comphy_smc()
129 static int mvebu_a3700_comphy_get_fw_mode(int lane, int port, in mvebu_a3700_comphy_get_fw_mode() argument
140 if (mvebu_a3700_comphy_modes[i].lane == lane && in mvebu_a3700_comphy_get_fw_mode()
156 struct mvebu_a3700_comphy_lane *lane = phy_get_drvdata(phy); in mvebu_a3700_comphy_set_mode() local
162 fw_mode = mvebu_a3700_comphy_get_fw_mode(lane->id, lane->port, mode, in mvebu_a3700_comphy_set_mode()
165 dev_err(lane->dev, "invalid COMPHY mode\n"); in mvebu_a3700_comphy_set_mode()
170 lane->mode = mode; in mvebu_a3700_comphy_set_mode()
[all …]
H A Dphy-armada38x-comphy.c46 struct a38x_comphy_lane lane[MAX_A38X_COMPHY]; member
58 static void a38x_set_conf(struct a38x_comphy_lane *lane, bool enable) in a38x_set_conf() argument
60 struct a38x_comphy *priv = lane->priv; in a38x_set_conf()
66 conf |= BIT(lane->port); in a38x_set_conf()
68 conf &= ~BIT(lane->port); in a38x_set_conf()
73 static void a38x_comphy_set_reg(struct a38x_comphy_lane *lane, in a38x_comphy_set_reg() argument
78 val = readl_relaxed(lane->base + offset) & ~mask; in a38x_comphy_set_reg()
79 writel(val | value, lane->base + offset); in a38x_comphy_set_reg()
82 static void a38x_comphy_set_speed(struct a38x_comphy_lane *lane, in a38x_comphy_set_speed() argument
85 a38x_comphy_set_reg(lane, COMPHY_CFG1, in a38x_comphy_set_speed()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/dsa/b53/
H A Db53_serdes.c37 static void b53_serdes_set_lane(struct b53_device *dev, u8 lane) in b53_serdes_set_lane() argument
39 if (dev->serdes_lane == lane) in b53_serdes_set_lane()
42 WARN_ON(lane > 1); in b53_serdes_set_lane()
45 SERDES_XGXSBLK0_BLOCKADDRESS, lane); in b53_serdes_set_lane()
46 dev->serdes_lane = lane; in b53_serdes_set_lane()
49 static void b53_serdes_write(struct b53_device *dev, u8 lane, in b53_serdes_write() argument
52 b53_serdes_set_lane(dev, lane); in b53_serdes_write()
56 static u16 b53_serdes_read(struct b53_device *dev, u8 lane, in b53_serdes_read() argument
59 b53_serdes_set_lane(dev, lane); in b53_serdes_read()
66 u8 lane = b53_serdes_map_lane(dev, port); in b53_serdes_config() local
[all …]
/OK3568_Linux_fs/kernel/drivers/net/dsa/mv88e6xxx/
H A Dserdes.c37 int lane, int device, int reg, u16 *val) in mv88e6390_serdes_read() argument
41 return mv88e6xxx_phy_read(chip, lane, reg_c45, val); in mv88e6390_serdes_read()
45 int lane, int device, int reg, u16 val) in mv88e6390_serdes_write() argument
49 return mv88e6xxx_phy_write(chip, lane, reg_c45, val); in mv88e6390_serdes_write()
98 int mv88e6352_serdes_power(struct mv88e6xxx_chip *chip, int port, u8 lane, in mv88e6352_serdes_power() argument
120 u8 lane, unsigned int mode, in mv88e6352_serdes_pcs_config() argument
169 u8 lane, struct phylink_link_state *state) in mv88e6352_serdes_pcs_get_state() argument
190 u8 lane) in mv88e6352_serdes_pcs_an_restart() argument
203 u8 lane, int speed, int duplex) in mv88e6352_serdes_pcs_link_up() argument
236 u8 lane = 0; in mv88e6352_serdes_get_lane() local
[all …]
H A Dserdes.h81 u8 lane, unsigned int mode,
85 u8 lane, unsigned int mode,
89 u8 lane, struct phylink_link_state *state);
91 u8 lane, struct phylink_link_state *state);
93 u8 lane);
95 u8 lane);
97 u8 lane, int speed, int duplex);
99 u8 lane, int speed, int duplex);
104 int mv88e6352_serdes_power(struct mv88e6xxx_chip *chip, int port, u8 lane,
106 int mv88e6390_serdes_power(struct mv88e6xxx_chip *chip, int port, u8 lane,
[all …]
/OK3568_Linux_fs/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dfsl_corenet_serdes.c96 int serdes_get_lane_idx(int lane) in serdes_get_lane_idx() argument
98 return lanes[lane].idx; in serdes_get_lane_idx()
101 int serdes_get_bank_by_lane(int lane) in serdes_get_bank_by_lane() argument
103 return lanes[lane].bank; in serdes_get_bank_by_lane()
106 int serdes_lane_enabled(int lane) in serdes_lane_enabled() argument
111 int bank = lanes[lane].bank; in serdes_lane_enabled()
112 int word = lanes[lane].lpd / 32; in serdes_lane_enabled()
113 int bit = lanes[lane].lpd % 32; in serdes_lane_enabled()
125 return !(srds_lpd_b[bank] & (8 >> (lane - (6 + 4 * bank)))); in serdes_lane_enabled()
190 int lane; in serdes_get_bank_by_device() local
[all …]
H A Dp1010_serdes.c58 int lane; in fsl_serdes_init() local
70 for (lane = 0; lane < SRDS1_MAX_LANES; lane++) { in fsl_serdes_init()
71 enum srds_prtcl lane_prtcl = serdes1_cfg_tbl[srds_cfg][lane]; in fsl_serdes_init()
83 for (lane = 0; lane < SRDS2_MAX_LANES; lane++) { in fsl_serdes_init()
84 enum srds_prtcl lane_prtcl = serdes2_cfg_tbl[srds_cfg][lane]; in fsl_serdes_init()
/OK3568_Linux_fs/external/rknpu2/examples/3rdparty/opencv/opencv-linux-aarch64/include/opencv2/core/cuda/
H A Dwarp.hpp97 unsigned int lane = laneId(); in transform() local
99 InIt1 t1 = beg1 + lane; in transform()
100 InIt2 t2 = beg2 + lane; in transform()
109 const unsigned int lane = laneId(); in reduce() local
111 if (lane < 16) in reduce()
113 T partial = ptr[lane]; in reduce()
115 ptr[lane] = partial = op(partial, ptr[lane + 16]); in reduce()
116 ptr[lane] = partial = op(partial, ptr[lane + 8]); in reduce()
117 ptr[lane] = partial = op(partial, ptr[lane + 4]); in reduce()
118 ptr[lane] = partial = op(partial, ptr[lane + 2]); in reduce()
[all …]
/OK3568_Linux_fs/external/rknpu2/examples/3rdparty/opencv/OpenCV-android-sdk/sdk/native/jni/include/opencv2/core/cuda/
H A Dwarp.hpp97 unsigned int lane = laneId(); in transform() local
99 InIt1 t1 = beg1 + lane; in transform()
100 InIt2 t2 = beg2 + lane; in transform()
109 const unsigned int lane = laneId(); in reduce() local
111 if (lane < 16) in reduce()
113 T partial = ptr[lane]; in reduce()
115 ptr[lane] = partial = op(partial, ptr[lane + 16]); in reduce()
116 ptr[lane] = partial = op(partial, ptr[lane + 8]); in reduce()
117 ptr[lane] = partial = op(partial, ptr[lane + 4]); in reduce()
118 ptr[lane] = partial = op(partial, ptr[lane + 2]); in reduce()
[all …]
/OK3568_Linux_fs/external/rknpu2/examples/3rdparty/opencv/opencv-linux-armhf/include/opencv2/core/cuda/
H A Dwarp.hpp97 unsigned int lane = laneId(); in transform() local
99 InIt1 t1 = beg1 + lane; in transform()
100 InIt2 t2 = beg2 + lane; in transform()
109 const unsigned int lane = laneId(); in reduce() local
111 if (lane < 16) in reduce()
113 T partial = ptr[lane]; in reduce()
115 ptr[lane] = partial = op(partial, ptr[lane + 16]); in reduce()
116 ptr[lane] = partial = op(partial, ptr[lane + 8]); in reduce()
117 ptr[lane] = partial = op(partial, ptr[lane + 4]); in reduce()
118 ptr[lane] = partial = op(partial, ptr[lane + 2]); in reduce()
[all …]
/OK3568_Linux_fs/kernel/drivers/phy/
H A Dphy-xgene.c657 static void serdes_wr(struct xgene_phy_ctx *ctx, int lane, u32 reg, u32 data) in serdes_wr() argument
663 reg += lane * SERDES_LANE_STRIDE; in serdes_wr()
672 static void serdes_rd(struct xgene_phy_ctx *ctx, int lane, u32 reg, u32 *data) in serdes_rd() argument
677 reg += lane * SERDES_LANE_STRIDE; in serdes_rd()
683 static void serdes_clrbits(struct xgene_phy_ctx *ctx, int lane, u32 reg, in serdes_clrbits() argument
688 serdes_rd(ctx, lane, reg, &val); in serdes_clrbits()
690 serdes_wr(ctx, lane, reg, val); in serdes_clrbits()
693 static void serdes_setbits(struct xgene_phy_ctx *ctx, int lane, u32 reg, in serdes_setbits() argument
698 serdes_rd(ctx, lane, reg, &val); in serdes_setbits()
700 serdes_wr(ctx, lane, reg, val); in serdes_setbits()
[all …]
/OK3568_Linux_fs/u-boot/board/highbank/
H A Dahci.c82 static void cphy_spread_spectrum_override(u8 phy, u8 lane, u32 val) in cphy_spread_spectrum_override() argument
85 tmp = combo_phy_read(phy, CPHY_RX_INPUT_STS + lane * SPHY_LANE); in cphy_spread_spectrum_override()
87 combo_phy_write(phy, CPHY_RX_INPUT_OVERRIDE + lane * SPHY_LANE, tmp); in cphy_spread_spectrum_override()
90 combo_phy_write(phy, CPHY_RX_INPUT_OVERRIDE + lane * SPHY_LANE, tmp); in cphy_spread_spectrum_override()
94 combo_phy_write(phy, CPHY_RX_INPUT_OVERRIDE + lane * SPHY_LANE, tmp); in cphy_spread_spectrum_override()
97 static void cphy_tx_attenuation_override(u8 phy, u8 lane) in cphy_tx_attenuation_override() argument
103 shift = ((phy == 5) ? 4 : lane) * 4; in cphy_tx_attenuation_override()
110 tmp = combo_phy_read(phy, CPHY_TX_INPUT_STS + lane * SPHY_LANE); in cphy_tx_attenuation_override()
112 combo_phy_write(phy, CPHY_TX_INPUT_OVERRIDE + lane * SPHY_LANE, tmp); in cphy_tx_attenuation_override()
115 combo_phy_write(phy, CPHY_TX_INPUT_OVERRIDE + lane * SPHY_LANE, tmp); in cphy_tx_attenuation_override()
[all …]
/OK3568_Linux_fs/u-boot/drivers/phy/marvell/
H A Dcomphy_mux.c24 int lane, opt, valid; in comphy_mux_check_config() local
28 for (lane = 0; lane < comphy_max_lanes; in comphy_mux_check_config()
29 lane++, comphy_map_data++, mux_data++) { in comphy_mux_check_config()
44 lane, comphy_map_data->type); in comphy_mux_check_config()
45 debug("set lane %d as type %d\n", lane, in comphy_mux_check_config()
50 lane, comphy_map_data->type); in comphy_mux_check_config()
58 u32 type, int lane) in comphy_mux_get_mux_value() argument
84 u32 lane, value, offset, mask; in comphy_mux_reg_write() local
88 for (lane = 0; lane < comphy_max_lanes; in comphy_mux_reg_write()
89 lane++, comphy_map_data++, mux_data++) { in comphy_mux_reg_write()
[all …]
H A Dcomphy_a3700.c610 static void comphy_sgmii_phy_init(u32 lane, u32 speed) in comphy_sgmii_phy_init() argument
635 phy_write16(lane, addr, val, 0xFFFF); in comphy_sgmii_phy_init()
644 static int comphy_sgmii_power_up(u32 lane, u32 speed, u32 invert) in comphy_sgmii_power_up() argument
653 reg_set((void __iomem *)COMPHY_SEL_ADDR, 0, rf_compy_select(lane)); in comphy_sgmii_power_up()
661 reg_set((void __iomem *)COMPHY_PHY_CFG1_ADDR(lane), in comphy_sgmii_power_up()
669 reg_set((void __iomem *)COMPHY_PHY_CFG1_ADDR(lane), in comphy_sgmii_power_up()
677 reg_set((void __iomem *)COMPHY_PHY_CFG1_ADDR(lane), in comphy_sgmii_power_up()
683 reg_set((void __iomem *)COMPHY_PHY_CFG1_ADDR(lane), in comphy_sgmii_power_up()
699 phy_write16(lane, PHY_PWR_PLL_CTRL_ADDR, in comphy_sgmii_power_up()
706 phy_write16(lane, PHY_MISC_REG0_ADDR, 0, rb_ref_clk_sel); in comphy_sgmii_power_up()
[all …]
H A Dcomphy_core.c89 u32 lane; in comphy_print() local
91 for (lane = 0; lane < chip_cfg->comphy_lanes_count; in comphy_print()
92 lane++, comphy_map_data++) { in comphy_print()
94 printf("Comphy-%d: %-13s\n", lane, in comphy_print()
97 printf("Comphy-%d: %-13s %-10s\n", lane, in comphy_print()
111 int lane; in comphy_probe() local
153 lane = 0; in comphy_probe()
159 comphy_map_data[lane].speed = fdtdec_get_int( in comphy_probe()
161 comphy_map_data[lane].type = fdtdec_get_int( in comphy_probe()
163 comphy_map_data[lane].invert = fdtdec_get_int( in comphy_probe()
[all …]
H A Dcomphy_cp110.c20 #define SD_ADDR(base, lane) (base + 0x1000 * lane) argument
21 #define HPIPE_ADDR(base, lane) (SD_ADDR(base, lane) + 0x800) argument
22 #define COMPHY_ADDR(base, lane) (base + 0x28 * lane) argument
87 static int comphy_pcie_power_up(u32 lane, u32 pcie_width, bool clk_src, in comphy_pcie_power_up() argument
92 void __iomem *hpipe_addr = HPIPE_ADDR(hpipe_base, lane); in comphy_pcie_power_up()
93 void __iomem *comphy_addr = COMPHY_ADDR(comphy_base, lane); in comphy_pcie_power_up()
113 if (lane == 0) { in comphy_pcie_power_up()
130 if (pcie_clk && clk_src && (lane == 5)) { in comphy_pcie_power_up()
192 if (lane == 0) { in comphy_pcie_power_up()
195 } else if (lane == (pcie_width - 1)) { in comphy_pcie_power_up()
[all …]
/OK3568_Linux_fs/u-boot/board/freescale/p2041rdb/
H A Deth.c93 int lane = serdes_get_first_lane(SGMII_FM1_DTSEC1 + port); in board_ft_fman_fixup_port() local
95 if (lane < 0) in board_ft_fman_fixup_port()
97 slot = lane_to_slot[lane]; in board_ft_fman_fixup_port()
113 int lane = serdes_get_first_lane(XAUI_FM1); in board_ft_fman_fixup_port() local
114 if (lane >= 0) { in board_ft_fman_fixup_port()
116 sprintf(phy, "phy_xgmii_%u", lane_to_slot[lane]); in board_ft_fman_fixup_port()
129 int lane; in board_eth_init() local
164 lane = serdes_get_first_lane(SGMII_FM1_DTSEC1 + idx); in board_eth_init()
165 if (lane < 0) in board_eth_init()
167 slot = lane_to_slot[lane]; in board_eth_init()
[all …]
/OK3568_Linux_fs/u-boot/board/freescale/corenet_ds/
H A Deth_superhydra.c218 int lane, slot, phy; in board_ft_fman_fixup_port() local
225 lane = serdes_get_first_lane(device); in board_ft_fman_fixup_port()
226 slot = lane_to_slot[lane]; in board_ft_fman_fixup_port()
300 int lane, slot; in fdt_fixup_board_enet() local
307 lane = serdes_get_first_lane(SGMII_FM1_DTSEC1 + idx); in fdt_fixup_board_enet()
308 if (lane >= 0) { in fdt_fixup_board_enet()
311 slot = lane_to_slot[lane]; in fdt_fixup_board_enet()
327 lane = serdes_get_first_lane(XAUI_FM1); in fdt_fixup_board_enet()
328 if (lane >= 0) { in fdt_fixup_board_enet()
331 slot = lane_to_slot[lane]; in fdt_fixup_board_enet()
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/drm/
H A Danalogix_dp.c98 int lane, lane_count, retval; in analogix_dp_link_start() local
105 for (lane = 0; lane < lane_count; lane++) in analogix_dp_link_start()
106 dp->link_train.cr_loop[lane] = 0; in analogix_dp_link_start()
128 for (lane = 0; lane < lane_count; lane++) in analogix_dp_link_start()
129 dp->link_train.training_lane[lane] = in analogix_dp_link_start()
144 for (lane = 0; lane < lane_count; lane++) in analogix_dp_link_start()
145 buf[lane] = DP_TRAIN_PRE_EMPH_LEVEL_0 | in analogix_dp_link_start()
154 static unsigned char analogix_dp_get_lane_status(u8 link_status[2], int lane) in analogix_dp_get_lane_status() argument
156 int shift = (lane & 1) * 4; in analogix_dp_get_lane_status()
157 u8 link_value = link_status[lane >> 1]; in analogix_dp_get_lane_status()
[all …]
/OK3568_Linux_fs/u-boot/board/freescale/t1040qds/
H A Deth.c300 int lane = serdes_get_first_lane(FSL_SRDS_1, SGMII_FM1_DTSEC1 in board_ft_fman_fixup_port() local
303 if (lane < 0) in board_ft_fman_fixup_port()
305 slot = lane_to_slot[lane]; in board_ft_fman_fixup_port()
318 int i, lane, idx; in fdt_fixup_board_enet() local
324 lane = serdes_get_first_lane(FSL_SRDS_1, in fdt_fixup_board_enet()
326 if (lane < 0) in fdt_fixup_board_enet()
370 int lane, idx, slot; in t1040_handle_phy_interface_sgmii() local
372 lane = serdes_get_first_lane(FSL_SRDS_1, in t1040_handle_phy_interface_sgmii()
375 if (lane < 0) in t1040_handle_phy_interface_sgmii()
377 slot = lane_to_slot[lane]; in t1040_handle_phy_interface_sgmii()
[all …]
/OK3568_Linux_fs/kernel/drivers/phy/tegra/
H A Dxusb-tegra124.c292 struct tegra_xusb_lane *lane; in tegra124_usb3_save_context() local
300 lane = port->base.lane; in tegra124_usb3_save_context()
302 if (lane->pad == padctl->pcie) in tegra124_usb3_save_context()
303 offset = XUSB_PADCTL_IOPHY_MISC_PAD_PX_CTL6(lane->index); in tegra124_usb3_save_context()
452 static void tegra124_usb2_lane_remove(struct tegra_xusb_lane *lane) in tegra124_usb2_lane_remove() argument
454 struct tegra_xusb_usb2_lane *usb2 = to_usb2_lane(lane); in tegra124_usb2_lane_remove()
466 struct tegra_xusb_lane *lane = phy_get_drvdata(phy); in tegra124_usb2_phy_init() local
468 return tegra124_xusb_padctl_enable(lane->pad->padctl); in tegra124_usb2_phy_init()
473 struct tegra_xusb_lane *lane = phy_get_drvdata(phy); in tegra124_usb2_phy_exit() local
475 return tegra124_xusb_padctl_disable(lane->pad->padctl); in tegra124_usb2_phy_exit()
[all …]
H A Dxusb.c109 int tegra_xusb_lane_parse_dt(struct tegra_xusb_lane *lane, in tegra_xusb_lane_parse_dt() argument
112 struct device *dev = &lane->pad->dev; in tegra_xusb_lane_parse_dt()
120 err = match_string(lane->soc->funcs, lane->soc->num_funcs, function); in tegra_xusb_lane_parse_dt()
127 lane->function = err; in tegra_xusb_lane_parse_dt()
135 struct tegra_xusb_lane *lane = phy_get_drvdata(phy); in tegra_xusb_lane_destroy() local
137 lane->pad->ops->remove(lane); in tegra_xusb_lane_destroy()
185 struct phy *lane; in tegra_xusb_pad_register() local
193 pad->lanes = devm_kcalloc(&pad->dev, pad->soc->num_lanes, sizeof(lane), in tegra_xusb_pad_register()
202 struct tegra_xusb_lane *lane; in tegra_xusb_pad_register() local
217 lane = pad->ops->probe(pad, np, i); in tegra_xusb_pad_register()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/
H A Dxusb-padctl-common.c130 const struct tegra_xusb_padctl_lane *lane, in tegra_xusb_padctl_lane_find_function() argument
140 for (i = 0; i < lane->num_funcs; i++) in tegra_xusb_padctl_lane_find_function()
141 if (lane->funcs[i] == func) in tegra_xusb_padctl_lane_find_function()
154 const struct tegra_xusb_padctl_lane *lane; in tegra_xusb_padctl_group_apply() local
158 lane = tegra_xusb_padctl_find_lane(padctl, group->pins[i]); in tegra_xusb_padctl_group_apply()
159 if (!lane) { in tegra_xusb_padctl_group_apply()
164 func = tegra_xusb_padctl_lane_find_function(padctl, lane, in tegra_xusb_padctl_group_apply()
168 group->func, lane->name, func); in tegra_xusb_padctl_group_apply()
172 value = padctl_readl(padctl, lane->offset); in tegra_xusb_padctl_group_apply()
175 value &= ~(lane->mask << lane->shift); in tegra_xusb_padctl_group_apply()
[all …]
/OK3568_Linux_fs/u-boot/arch/powerpc/cpu/mpc86xx/
H A Dmpc8610_serdes.c55 int lane; in fsl_serdes_init() local
67 for (lane = 0; lane < SRDS1_MAX_LANES; lane++) { in fsl_serdes_init()
68 enum srds_prtcl lane_prtcl = serdes1_cfg_tbl[srds_cfg][lane]; in fsl_serdes_init()
80 for (lane = 0; lane < SRDS2_MAX_LANES; lane++) { in fsl_serdes_init()
81 enum srds_prtcl lane_prtcl = serdes2_cfg_tbl[srds_cfg][lane]; in fsl_serdes_init()

12345678910>>...15