Home
last modified time | relevance | path

Searched refs:div2 (Results 1 – 25 of 51) sorted by relevance

123

/OK3568_Linux_fs/kernel/drivers/clk/
H A Dclk-vt8500.c456 int div1, div2; in wm8750_find_pll_bits() local
463 for (div2 = 7; div2 >= 0; div2--) in wm8750_find_pll_bits()
465 tclk = parent_rate * (mul + 1) / ((div1 + 1) * (1 << div2)); in wm8750_find_pll_bits()
474 *divisor2 = div2; in wm8750_find_pll_bits()
482 *divisor2 = div2; in wm8750_find_pll_bits()
504 int div1, div2; in wm8850_find_pll_bits() local
511 for (div2 = 3; div2 >= 0; div2--) in wm8850_find_pll_bits()
514 ((div1 + 1) * (1 << div2)); in wm8850_find_pll_bits()
522 *divisor2 = div2; in wm8850_find_pll_bits()
530 *divisor2 = div2; in wm8850_find_pll_bits()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/zynqmp/
H A Ddivider.c118 int div2; in zynqmp_get_divider2_val() local
136 for (div2 = 1; div2 <= divider->max_div;) { in zynqmp_get_divider2_val()
137 long new_error = ((div1_prate / div1) / div2) - rate; in zynqmp_get_divider2_val()
140 *bestdiv = div2; in zynqmp_get_divider2_val()
144 div2 = div2 << 1; in zynqmp_get_divider2_val()
146 div2++; in zynqmp_get_divider2_val()
/OK3568_Linux_fs/u-boot/arch/arm/mach-sunxi/
H A Dclock_sun8i_a83t.c112 unsigned int div1 = 0, div2 = 0; in clock_set_pll5() local
117 div2 << CCM_PLL5_DIV2_SHIFT | in clock_set_pll5()
133 int div2 = ((rval & CCM_PLL6_CTRL_DIV2_MASK) >> in clock_get_pll6() local
135 return 24000000 * n / div1 / div2; in clock_get_pll6()
/OK3568_Linux_fs/kernel/drivers/clk/imx/
H A Dclk-composite-8m.c54 int div1, div2; in imx8m_clk_composite_compute_dividers() local
62 for (div2 = 1; div2 <= PCG_DIV_MAX; div2++) { in imx8m_clk_composite_compute_dividers()
63 int new_error = ((parent_rate / div1) / div2) - rate; in imx8m_clk_composite_compute_dividers()
67 *postdiv = div2; in imx8m_clk_composite_compute_dividers()
/OK3568_Linux_fs/kernel/drivers/clk/uniphier/
H A Dclk-uniphier.h114 #define UNIPHIER_CLK_DIV3(parent, div0, div1, div2) \ argument
116 UNIPHIER_CLK_DIV(parent, div2)
118 #define UNIPHIER_CLK_DIV4(parent, div0, div1, div2, div3) \ argument
120 UNIPHIER_CLK_DIV2(parent, div2, div3)
/OK3568_Linux_fs/kernel/arch/microblaze/lib/
H A Ddivsi3.S38 blti r5, div2 /* this traps r5 == 0x80000000 */
43 div2: label
56 bri div2 /* div2 */
H A Dudivsi3.S52 blti r5, div2
57 div2: label
70 bri div2 /* div2 */
H A Dumodsi3.S54 blti r5, div2
59 div2: label
72 bri div2 /* div2 */
H A Dmodsi3.S43 div2: label
56 bri div2 /* div2 */
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/clock/
H A Dqoriq-clock.txt164 clock-output-names = "pll0", "pll0-div2";
172 clock-output-names = "pll1", "pll1-div2";
180 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
189 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
198 clock-output-names = "platform-pll", "platform-pll-div2";
/OK3568_Linux_fs/kernel/drivers/media/tuners/
H A Dmt2131.c89 u32 div1, num1, div2, num2; in mt2131_set_params() local
111 div2 = num2 / 8192; in mt2131_set_params()
140 b[6] = div2; in mt2131_set_params()
146 (int)div1, (int)num1, (int)div2, (int)num2); in mt2131_set_params()
H A Dmt2060.c196 u32 div1,num1,div2,num2; in mt2060_set_params() local
233 div2 = num2 / 8192; in mt2060_set_params()
252 b[5] = ((num2 >>12) & 1) | (div2 << 1); in mt2060_set_params()
256 dprintk("PLL div1=%d num1=%d div2=%d num2=%d",(int)div1,(int)num1,(int)div2,(int)num2); in mt2060_set_params()
/OK3568_Linux_fs/kernel/arch/sh/kernel/cpu/sh4a/
H A Dclock-sh7757.c48 static unsigned int div2[] = { 1, 1, 2, 1, 1, 4, 1, 6, variable
52 .divisors = div2,
53 .nr_divisors = ARRAY_SIZE(div2),
H A Dclock-shx3.c47 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable
51 .divisors = div2,
52 .nr_divisors = ARRAY_SIZE(div2),
H A Dclock-sh7785.c51 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable
55 .divisors = div2,
56 .nr_divisors = ARRAY_SIZE(div2),
H A Dclock-sh7786.c53 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable
57 .divisors = div2,
58 .nr_divisors = ARRAY_SIZE(div2),
/OK3568_Linux_fs/kernel/arch/sh/kernel/cpu/sh2a/
H A Dclock-sh7264.c63 static int div2[] = { 1, 2, 3, 4, 6, 8, 12 }; variable
66 .divisors = div2,
67 .nr_divisors = ARRAY_SIZE(div2),
H A Dclock-sh7269.c91 static int div2[] = { 1, 2, 0, 4 }; variable
94 .divisors = div2,
95 .nr_divisors = ARRAY_SIZE(div2),
/OK3568_Linux_fs/u-boot/arch/arm/mach-s5pc1xx/include/mach/
H A Dclock.h31 unsigned int div2; member
67 unsigned int div2; member
/OK3568_Linux_fs/kernel/drivers/spi/
H A Dspi-omap-uwire.c318 int div2; in uwire_setup_transfer() local
375 div2 = (rate / div1 + hz - 1) / hz; in uwire_setup_transfer()
376 if (div2 <= 8) in uwire_setup_transfer()
394 switch (div2) { in uwire_setup_transfer()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/nouveau/nvkm/engine/disp/
H A Dsorgf119.c125 u32 div2 = sor->asy.link == 3; in gf119_sor_clock() local
130 div2 = 1; in gf119_sor_clock()
132 nvkm_mask(device, 0x612300 + soff, 0x00000707, (div2 << 8) | div1); in gf119_sor_clock()
/OK3568_Linux_fs/kernel/sound/soc/codecs/
H A Dwm8978.c403 u8 div2; member
417 pll_div->div2 = 1; in pll_factors()
420 pll_div->div2 = 0; in pll_factors()
539 __func__, pll_div.n, pll_div.k, pll_div.div2); in wm8978_configure_pll()
544 snd_soc_component_write(component, WM8978_PLL_N, (pll_div.div2 << 4) | pll_div.n); in wm8978_configure_pll()
/OK3568_Linux_fs/kernel/drivers/media/i2c/rk628/
H A Drk628_cru.c123 u8 min_refdiv, max_refdiv, postdiv, div1, div2; in rk628_cru_clk_set_rate_pll() local
165 div2 = DIV_ROUND_UP(MAX_FVCO_RATE, fout); in rk628_cru_clk_set_rate_pll()
166 for (postdiv = div1; postdiv <= div2; postdiv++) { in rk628_cru_clk_set_rate_pll()
183 if (postdiv > div2) in rk628_cru_clk_set_rate_pll()
/OK3568_Linux_fs/buildroot/dl/qt5location/git/src/3rdparty/mapbox-gl-native/deps/boost/1.65.1/include/boost/numeric/conversion/detail/
H A Dold_numeric_cast.hpp226 __int64 div2 = static_cast<__int64>(y >> 1); \
227 return ((static_cast<src_type>(div2) * 2.0) + odd) != x; \
/OK3568_Linux_fs/kernel/arch/mips/alchemy/common/
H A Dclock.c379 long div1, div2; in alchemy_calc_div() local
390 div2 = (div1 / scale) - 1; /* value to write to register */ in alchemy_calc_div()
392 if (div2 > maxdiv) in alchemy_calc_div()
393 div2 = maxdiv; in alchemy_calc_div()
395 *rv = div2; in alchemy_calc_div()
397 div1 = ((div2 + 1) * scale); in alchemy_calc_div()

123