Home
last modified time | relevance | path

Searched hist:"6 cbe2c5d19c4af0ba6bbba049962bf55454da8bb" (Results 1 – 8 of 8) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_private.h6cbe2c5d19c4af0ba6bbba049962bf55454da8bb Tue Aug 22 09:26:23 UTC 2023 Mahesh Rao <mahesh.rao@intel.com> feat(intel): enable query of fip offset on RSU

Enable query of fip offset from QSPI on RSU boot for
Intel agilex and intel agilex5 platform

Change-Id: Iaa189c54723a8656b9691da5849fd86b9986cfa1
Signed-off-by: Mahesh Rao <mahesh.rao@intel.com>
H A Dplatform_def.h6cbe2c5d19c4af0ba6bbba049962bf55454da8bb Tue Aug 22 09:26:23 UTC 2023 Mahesh Rao <mahesh.rao@intel.com> feat(intel): enable query of fip offset on RSU

Enable query of fip offset from QSPI on RSU boot for
Intel agilex and intel agilex5 platform

Change-Id: Iaa189c54723a8656b9691da5849fd86b9986cfa1
Signed-off-by: Mahesh Rao <mahesh.rao@intel.com>
/rk3399_ARM-atf/plat/intel/soc/common/
H A Dsocfpga_storage.c6cbe2c5d19c4af0ba6bbba049962bf55454da8bb Tue Aug 22 09:26:23 UTC 2023 Mahesh Rao <mahesh.rao@intel.com> feat(intel): enable query of fip offset on RSU

Enable query of fip offset from QSPI on RSU boot for
Intel agilex and intel agilex5 platform

Change-Id: Iaa189c54723a8656b9691da5849fd86b9986cfa1
Signed-off-by: Mahesh Rao <mahesh.rao@intel.com>
/rk3399_ARM-atf/plat/intel/soc/agilex5/
H A Dplatform.mk6cbe2c5d19c4af0ba6bbba049962bf55454da8bb Tue Aug 22 09:26:23 UTC 2023 Mahesh Rao <mahesh.rao@intel.com> feat(intel): enable query of fip offset on RSU

Enable query of fip offset from QSPI on RSU boot for
Intel agilex and intel agilex5 platform

Change-Id: Iaa189c54723a8656b9691da5849fd86b9986cfa1
Signed-off-by: Mahesh Rao <mahesh.rao@intel.com>
H A Dbl2_plat_setup.c6cbe2c5d19c4af0ba6bbba049962bf55454da8bb Tue Aug 22 09:26:23 UTC 2023 Mahesh Rao <mahesh.rao@intel.com> feat(intel): enable query of fip offset on RSU

Enable query of fip offset from QSPI on RSU boot for
Intel agilex and intel agilex5 platform

Change-Id: Iaa189c54723a8656b9691da5849fd86b9986cfa1
Signed-off-by: Mahesh Rao <mahesh.rao@intel.com>
/rk3399_ARM-atf/plat/intel/soc/agilex/
H A Dbl2_plat_setup.c6cbe2c5d19c4af0ba6bbba049962bf55454da8bb Tue Aug 22 09:26:23 UTC 2023 Mahesh Rao <mahesh.rao@intel.com> feat(intel): enable query of fip offset on RSU

Enable query of fip offset from QSPI on RSU boot for
Intel agilex and intel agilex5 platform

Change-Id: Iaa189c54723a8656b9691da5849fd86b9986cfa1
Signed-off-by: Mahesh Rao <mahesh.rao@intel.com>
H A Dplatform.mk6cbe2c5d19c4af0ba6bbba049962bf55454da8bb Tue Aug 22 09:26:23 UTC 2023 Mahesh Rao <mahesh.rao@intel.com> feat(intel): enable query of fip offset on RSU

Enable query of fip offset from QSPI on RSU boot for
Intel agilex and intel agilex5 platform

Change-Id: Iaa189c54723a8656b9691da5849fd86b9986cfa1
Signed-off-by: Mahesh Rao <mahesh.rao@intel.com>
/rk3399_ARM-atf/plat/intel/soc/stratix10/
H A Dbl2_plat_setup.c6cbe2c5d19c4af0ba6bbba049962bf55454da8bb Tue Aug 22 09:26:23 UTC 2023 Mahesh Rao <mahesh.rao@intel.com> feat(intel): enable query of fip offset on RSU

Enable query of fip offset from QSPI on RSU boot for
Intel agilex and intel agilex5 platform

Change-Id: Iaa189c54723a8656b9691da5849fd86b9986cfa1
Signed-off-by: Mahesh Rao <mahesh.rao@intel.com>