Home
last modified time | relevance | path

Searched hist:"31 b684898f71c80366ed539de63f796bb9c9712b" (Results 1 – 6 of 6) sorted by relevance

/rk3399_ARM-atf/plat/xilinx/versal_net/include/
H A Dplat_macros.S31b684898f71c80366ed539de63f796bb9c9712b Tue Feb 28 09:23:04 UTC 2023 Jay Buddhabhatti <jay.buddhabhatti@amd.com> refactor(xilinx): rename gic macros to make common

Rename macros PLAT_VERSAL_GICD_BASE, PLAT_VERSAL_GICR_BASE,
PLAT_VERSAL_NET_GICD_BASE and PLAT_VERSAL_NET_GICR_BASE to
PLAT_GICD_BASE_VALUE and PLAT_GICR_BASE_VALUE to make common
for both Versal and Versal NET platforms.

Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com>
Change-Id: Ibcebfb8e741e828ef272b32cbedfb4dcbf8629b6
H A Dplatform_def.h31b684898f71c80366ed539de63f796bb9c9712b Tue Feb 28 09:23:04 UTC 2023 Jay Buddhabhatti <jay.buddhabhatti@amd.com> refactor(xilinx): rename gic macros to make common

Rename macros PLAT_VERSAL_GICD_BASE, PLAT_VERSAL_GICR_BASE,
PLAT_VERSAL_NET_GICD_BASE and PLAT_VERSAL_NET_GICR_BASE to
PLAT_GICD_BASE_VALUE and PLAT_GICR_BASE_VALUE to make common
for both Versal and Versal NET platforms.

Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com>
Change-Id: Ibcebfb8e741e828ef272b32cbedfb4dcbf8629b6
/rk3399_ARM-atf/plat/xilinx/versal/include/
H A Dplat_macros.S31b684898f71c80366ed539de63f796bb9c9712b Tue Feb 28 09:23:04 UTC 2023 Jay Buddhabhatti <jay.buddhabhatti@amd.com> refactor(xilinx): rename gic macros to make common

Rename macros PLAT_VERSAL_GICD_BASE, PLAT_VERSAL_GICR_BASE,
PLAT_VERSAL_NET_GICD_BASE and PLAT_VERSAL_NET_GICR_BASE to
PLAT_GICD_BASE_VALUE and PLAT_GICR_BASE_VALUE to make common
for both Versal and Versal NET platforms.

Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com>
Change-Id: Ibcebfb8e741e828ef272b32cbedfb4dcbf8629b6
H A Dplatform_def.h31b684898f71c80366ed539de63f796bb9c9712b Tue Feb 28 09:23:04 UTC 2023 Jay Buddhabhatti <jay.buddhabhatti@amd.com> refactor(xilinx): rename gic macros to make common

Rename macros PLAT_VERSAL_GICD_BASE, PLAT_VERSAL_GICR_BASE,
PLAT_VERSAL_NET_GICD_BASE and PLAT_VERSAL_NET_GICR_BASE to
PLAT_GICD_BASE_VALUE and PLAT_GICR_BASE_VALUE to make common
for both Versal and Versal NET platforms.

Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com>
Change-Id: Ibcebfb8e741e828ef272b32cbedfb4dcbf8629b6
/rk3399_ARM-atf/plat/xilinx/versal/
H A Dversal_gicv3.c31b684898f71c80366ed539de63f796bb9c9712b Tue Feb 28 09:23:04 UTC 2023 Jay Buddhabhatti <jay.buddhabhatti@amd.com> refactor(xilinx): rename gic macros to make common

Rename macros PLAT_VERSAL_GICD_BASE, PLAT_VERSAL_GICR_BASE,
PLAT_VERSAL_NET_GICD_BASE and PLAT_VERSAL_NET_GICR_BASE to
PLAT_GICD_BASE_VALUE and PLAT_GICR_BASE_VALUE to make common
for both Versal and Versal NET platforms.

Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com>
Change-Id: Ibcebfb8e741e828ef272b32cbedfb4dcbf8629b6
/rk3399_ARM-atf/plat/xilinx/versal/pm_service/
H A Dpm_client.c31b684898f71c80366ed539de63f796bb9c9712b Tue Feb 28 09:23:04 UTC 2023 Jay Buddhabhatti <jay.buddhabhatti@amd.com> refactor(xilinx): rename gic macros to make common

Rename macros PLAT_VERSAL_GICD_BASE, PLAT_VERSAL_GICR_BASE,
PLAT_VERSAL_NET_GICD_BASE and PLAT_VERSAL_NET_GICR_BASE to
PLAT_GICD_BASE_VALUE and PLAT_GICR_BASE_VALUE to make common
for both Versal and Versal NET platforms.

Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com>
Change-Id: Ibcebfb8e741e828ef272b32cbedfb4dcbf8629b6