Home
last modified time | relevance | path

Searched +full:u2phy +full:- +full:tuning (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/phy/
H A Dphy-rockchip-inno-usb2.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/phy/phy-rockchip-inno-usb2.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Heiko Stuebner <heiko@sntech.de>
15 - rockchip,px30-usb2phy
16 - rockchip,rk1808-usb2phy
17 - rockchip,rk3128-usb2phy
18 - rockchip,rk3228-usb2phy
19 - rockchip,rk3308-usb2phy
[all …]
/OK3568_Linux_fs/u-boot/drivers/phy/
H A Dphy-rockchip-naneng-usb2.c1 // SPDX-License-Identifier: GPL-2.0+
11 #include <generic-phy.h>
15 #include <reset-uclass.h>
27 POWER_SUPPLY_TYPE_USB_FLOATING, /* DCP without shorting D+/D- */
60 * @bypass_otgsuspendm: otg-suspendm bypass control register.
121 * @reg: the address offset of grf for usb-phy config.
123 * @phy_tuning: phy default parameters tuning.
158 tmp = en ? reg->enable : reg->disable; in property_enable()
159 mask = GENMASK(reg->bitend, reg->bitstart); in property_enable()
160 val = (tmp << reg->bitstart) | (mask << U2PHY_BIT_WRITEABLE_SHIFT); in property_enable()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drv1106.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 #include <dt-bindings/clock/rv1106-cru.h>
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/pinctrl/rockchip.h>
10 #include <dt-bindings/soc/rockchip,boot-mode.h>
11 #include <dt-bindings/soc/rockchip-system-status.h>
12 #include <dt-bindings/thermal/thermal.h>
15 #address-cells = <1>;
[all …]
H A Drv1126.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/rv1126-cru.h>
7 #include <dt-bindings/power/rv1126-power.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/pinctrl/rockchip.h>
12 #include <dt-bindings/soc/rockchip,boot-mode.h>
13 #include <dt-bindings/soc/rockchip-system-status.h>
14 #include <dt-bindings/suspend/rockchip-rv1126.h>
[all …]
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drv1106.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 #include <dt-bindings/clock/rv1106-cru.h>
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/pinctrl/rockchip.h>
10 #include <dt-bindings/soc/rockchip,boot-mode.h>
11 #include <dt-bindings/soc/rockchip-system-status.h>
12 #include <dt-bindings/thermal/thermal.h>
15 #address-cells = <1>;
[all …]
H A Drv1126.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/rv1126-cru.h>
7 #include <dt-bindings/power/rv1126-power.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/pinctrl/rockchip.h>
12 #include <dt-bindings/soc/rockchip,boot-mode.h>
13 #include <dt-bindings/soc/rockchip-system-status.h>
14 #include <dt-bindings/suspend/rockchip-rv1126.h>
[all …]
/OK3568_Linux_fs/kernel/drivers/phy/rockchip/
H A Dphy-rockchip-inno-usb2.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #include <linux/clk-provider.h>
11 #include <linux/extcon-provider.h>
60 * enum usb_chg_state - Different states involved in USB charger detection.
100 * struct rockchip_chg_det_reg - usb charger detect registers
126 * struct rockchip_usb2phy_port_cfg - usb-phy port configuration.
209 * struct rockchip_usb2phy_cfg - usb-phy configuration.
210 * @reg: the address offset of grf for usb-phy config.
212 * @phy_tuning: phy default parameters tuning.
218 * @port_cfgs: usb-phy port configurations.
[all …]
H A Dphy-rockchip-naneng-usb2.c1 // SPDX-License-Identifier: GPL-2.0+
9 #include <linux/clk-provider.h>
11 #include <linux/extcon-provider.h>
85 * @bypass_otgsuspendm: otg-suspendm bypass control register.
151 * @reg: the address offset of grf for usb-phy config.
155 * @phy_tuning: phy default parameters tuning.
193 * @wakelock: wakeup source for otg-port.
230 * @vup_gpio: gpio switch for pull-up register on DM.
260 tmp = en ? reg->enable : reg->disable; in property_enable()
261 mask = GENMASK(reg->bitend, reg->bitstart); in property_enable()
[all …]