| /rk3399_rockchip-uboot/arch/arm/dts/ |
| H A D | socfpga.dtsi | 135 compatible = "altr,socfpga-pll-clock"; 141 compatible = "altr,socfpga-perip-clk"; 149 compatible = "altr,socfpga-perip-clk"; 157 compatible = "altr,socfpga-perip-clk"; 165 compatible = "altr,socfpga-perip-clk"; 172 compatible = "altr,socfpga-perip-clk"; 179 compatible = "altr,socfpga-perip-clk"; 189 compatible = "altr,socfpga-pll-clock"; 195 compatible = "altr,socfpga-perip-clk"; 202 compatible = "altr,socfpga-perip-clk"; [all …]
|
| H A D | socfpga_arria10.dtsi | 138 compatible = "altr,socfpga-a10-pll-clock"; 145 compatible = "altr,socfpga-a10-perip-clk"; 152 compatible = "altr,socfpga-a10-perip-clk"; 159 compatible = "altr,socfpga-a10-perip-clk"; 166 compatible = "altr,socfpga-a10-perip-clk"; 173 compatible = "altr,socfpga-a10-perip-clk"; 180 compatible = "altr,socfpga-a10-perip-clk"; 187 compatible = "altr,socfpga-a10-perip-clk"; 194 compatible = "altr,socfpga-a10-perip-clk"; 201 compatible = "altr,socfpga-a10-perip-clk"; [all …]
|
| H A D | socfpga_cyclone5_sr1500.dts | 10 model = "SoCFPGA Cyclone V SR1500"; 11 compatible = "anonymous,socfpga-sr1500", "altr,socfpga-cyclone5", "altr,socfpga";
|
| H A D | socfpga_cyclone5_is1.dts | 10 model = "SoCFPGA Cyclone V IS1"; 11 compatible = "anonymous,socfpga-is1", "altr,socfpga-cyclone5", "altr,socfpga";
|
| H A D | socfpga_arria10_socdk_sdmmc_handoff.dtsi | 18 model = "Altera SOCFPGA Arria 10"; 19 compatible = "altr,socfpga-arria10", "altr,socfpga"; 389 compatible = "altr,socfpga-a10-noc"; 452 compatible = "altr,socfpga-hps2fpga-bridge"; 457 compatible = "altr,socfpga-lwhps2fpga-bridge"; 462 compatible = "altr,socfpga-fpga2hps-bridge"; 467 compatible = "altr,socfpga-fpga2sdram0-bridge"; 472 compatible = "altr,socfpga-fpga2sdram1-bridge"; 477 compatible = "altr,socfpga-fpga2sdram2-bridge";
|
| H A D | socfpga_arria5_socdk.dts | 10 model = "Altera SOCFPGA Arria V SoC Development Kit"; 11 compatible = "altr,socfpga-arria5", "altr,socfpga";
|
| H A D | socfpga_cyclone5_socdk.dts | 10 model = "Altera SOCFPGA Cyclone V SoC Development Kit"; 11 compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
| H A D | socfpga_cyclone5_mcvevk.dts | 11 compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
| H A D | socfpga_cyclone5_de0_nano_soc.dts | 11 compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
| H A D | socfpga_cyclone5_de10_nano.dts | 13 compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
| H A D | socfpga_cyclone5_de1_soc.dts | 11 compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
| H A D | socfpga_cyclone5_socrates.dts | 11 compatible = "ebv,socrates", "altr,socfpga-cyclone5", "altr,socfpga";
|
| H A D | socfpga_cyclone5_sockit.dts | 11 compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
| H A D | socfpga_cyclone5_vining_fpga.dts | 11 compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
| /rk3399_rockchip-uboot/arch/arm/mach-socfpga/ |
| H A D | Kconfig | 53 prompt "Altera SOCFPGA board select" 57 bool "Altera SOCFPGA SoCDK (Arria 10)" 61 bool "Altera SOCFPGA SoCDK (Arria V)" 65 bool "Altera SOCFPGA SoCDK (Cyclone V)" 134 default "socfpga"
|
| H A D | fpga_manager.c | 5 * This file contains only support functions used also by the SoCFPGA 6 * platform code, the real meat is located in drivers/fpga/socfpga.c .
|
| H A D | reset_manager_gen5.c | 21 /* Assert or de-assert SoCFPGA reset manager reset. */ 78 /* For SoCFPGA-VT, this is NOP. */ in socfpga_bridges_reset()
|
| H A D | qts-filter.sh | 27 * Altera SoCFPGA IOCSR configuration 71 * Altera SoCFPGA PinMux configuration 108 * Altera SoCFPGA Clock and PLL configuration 152 * Altera SoCFPGA SDRAM configuration
|
| /rk3399_rockchip-uboot/arch/arm/mach-socfpga/include/mach/ |
| H A D | boot0.h | 2 * Specialty padding for the Altera SoCFPGA preloader image 16 .word 0x1337c0d3; /* SoCFPGA preloader validation word */ 21 b reset; /* SoCFPGA jumps here */
|
| /rk3399_rockchip-uboot/drivers/ddr/altera/ |
| H A D | Kconfig | 2 bool "SoCFPGA DDR SDRAM driver" 5 Enable DDR SDRAM controller for the SoCFPGA devices.
|
| /rk3399_rockchip-uboot/doc/ |
| H A D | README.socfpga | 2 SOCFPGA Documentation for U-Boot and SPL 6 based SOCFPGA. To know more about the hardware itself, please refer to 14 controller support within SOCFPGA 111 $ ./arch/arm/mach-socfpga/qts-filter.sh \
|
| /rk3399_rockchip-uboot/drivers/mmc/ |
| H A D | socfpga_dw_mmc.c | 30 /* socfpga implmentation specific driver private data */ 88 * We only have one dwmmc block on gen5 SoCFPGA. in socfpga_dwmmc_ofdata_to_platdata() 145 { .compatible = "altr,socfpga-dw-mshc" },
|
| /rk3399_rockchip-uboot/board/terasic/de0-nano-soc/ |
| H A D | MAINTAINERS | 1 SOCFPGA ATLAS BOARD
|
| /rk3399_rockchip-uboot/board/altera/arria10-socdk/ |
| H A D | Makefile | 7 obj-y := socfpga.o
|
| /rk3399_rockchip-uboot/board/sr1500/ |
| H A D | Makefile | 7 obj-y := socfpga.o
|