Home
last modified time | relevance | path

Searched +full:1000 +full:base +full:- +full:t (Results 1 – 25 of 1034) sorted by relevance

12345678910>>...42

/OK3568_Linux_fs/prebuilts/gcc/linux-x86/arm/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/arm-none-linux-gnueabihf/libc/usr/include/linux/
H A Dmii.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
3 * linux/mii.h: definitions for MII-compatible transceivers
23 #define MII_CTRL1000 0x09 /* 1000BASE-T control */
24 #define MII_STAT1000 0x0a /* 1000BASE-T status */
30 #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
42 #define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
55 #define BMSR_ERCAP 0x0001 /* Ext-reg capability */
58 #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
60 #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
63 #define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
[all …]
H A Dmdio.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
4 * Copyright 2006-2009 Solarflare Communications Inc.
25 #define MDIO_MMD_AN 7 /* Auto-Negotiation */
45 #define MDIO_AN_ADVERTISE 16 /* AN advertising (base page) */
46 #define MDIO_AN_LPA 19 /* AN LP abilities (base page) */
53 /* Media-dependent registers. */
54 #define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
55 #define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
56 #define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
57 * Lanes B-D are numbered 134-136. */
[all …]
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/aarch64/gcc-arm-10.3-2021.07-x86_64-aarch64-none-linux-gnu/aarch64-none-linux-gnu/libc/usr/include/linux/
H A Dmii.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
3 * linux/mii.h: definitions for MII-compatible transceivers
23 #define MII_CTRL1000 0x09 /* 1000BASE-T control */
24 #define MII_STAT1000 0x0a /* 1000BASE-T status */
30 #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
42 #define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
55 #define BMSR_ERCAP 0x0001 /* Ext-reg capability */
58 #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
60 #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
63 #define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
[all …]
H A Dmdio.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
4 * Copyright 2006-2009 Solarflare Communications Inc.
25 #define MDIO_MMD_AN 7 /* Auto-Negotiation */
45 #define MDIO_AN_ADVERTISE 16 /* AN advertising (base page) */
46 #define MDIO_AN_LPA 19 /* AN LP abilities (base page) */
53 /* Media-dependent registers. */
54 #define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
55 #define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
56 #define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
57 * Lanes B-D are numbered 134-136. */
[all …]
/OK3568_Linux_fs/kernel/include/uapi/linux/
H A Dmii.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
3 * linux/mii.h: definitions for MII-compatible transceivers
23 #define MII_CTRL1000 0x09 /* 1000BASE-T control */
24 #define MII_STAT1000 0x0a /* 1000BASE-T status */
30 #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
42 #define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
55 #define BMSR_ERCAP 0x0001 /* Ext-reg capability */
58 #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
60 #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
63 #define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
[all …]
H A Dmdio.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
4 * Copyright 2006-2009 Solarflare Communications Inc.
25 #define MDIO_MMD_AN 7 /* Auto-Negotiation */
45 #define MDIO_AN_ADVERTISE 16 /* AN advertising (base page) */
46 #define MDIO_AN_LPA 19 /* AN LP abilities (base page) */
57 /* Media-dependent registers. */
58 #define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
59 #define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
60 #define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
61 * Lanes B-D are numbered 134-136. */
[all …]
/OK3568_Linux_fs/u-boot/include/linux/
H A Dmii.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
3 * linux/mii.h: definitions for MII-compatible transceivers
20 #define MII_CTRL1000 0x09 /* 1000BASE-T control */
21 #define MII_STAT1000 0x0a /* 1000BASE-T status */
27 #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
39 #define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
52 #define BMSR_ERCAP 0x0001 /* Ext-reg capability */
55 #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
57 #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
60 #define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
[all …]
H A Dmdio.h3 * Copyright 2006-2009 Solarflare Communications Inc.
23 #define MDIO_MMD_AN 7 /* Auto-Negotiation */
43 #define MDIO_AN_ADVERTISE 16 /* AN advertising (base page) */
44 #define MDIO_AN_LPA 19 /* AN LP abilities (base page) */
47 /* Media-dependent registers. */
48 #define MDIO_PMA_10GBT_SWAPPOL 130 /* 10GBASE-T pair swap & polarity */
49 #define MDIO_PMA_10GBT_TXPWR 131 /* 10GBASE-T TX power control */
50 #define MDIO_PMA_10GBT_SNR 133 /* 10GBASE-T SNR margin, lane A.
51 * Lanes B-D are numbered 134-136. */
52 #define MDIO_PMA_10GBR_FECABLE 170 /* 10GBASE-R FEC ability */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/atheros/atlx/
H A Datlx.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 /* atlx_hw.h -- common hardware definitions for Attansic network drivers
4 * Copyright(c) 2005 - 2006 Attansic Corporation. All rights reserved.
5 * Copyright(c) 2006 - 2007 Chris Snook <csnook@redhat.com>
6 * Copyright(c) 2006 - 2008 Jay Cliburn <jcliburn@gmail.com>
10 * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.
26 #define SPEED_1000 1000
149 /* IRQ Anti-Lost Timer Initial Value Register */
228 /* MAC Half-Duplex Control Register */
246 /* Wake-On-Lan control register */
[all …]
/OK3568_Linux_fs/u-boot/common/
H A Dmiiphyutil.c5 * SPDX-License-Identifier: GPL-2.0+
9 * This provides a bit-banged interface to the ethernet MII management
51 if (strcmp(dev->name, devname) == 0) in miiphy_get_dev_by_name()
79 INIT_LIST_HEAD(&bus->link); in mdio_alloc()
91 if (!bus || !bus->read || !bus->write) in mdio_register()
92 return -1; in mdio_register()
95 if (miiphy_get_dev_by_name(bus->name)) { in mdio_register()
97 bus->name); in mdio_register()
98 return -1; in mdio_register()
102 list_add_tail(&bus->link, &mii_devs); in mdio_register()
[all …]
/OK3568_Linux_fs/u-boot/drivers/usb/eth/
H A DKconfig3 ---help---
12 ---help---
19 ---help---
26 ---help---
27 Say Y here if you would like to support Microchip LAN75XX Hi-Speed
28 USB 2.0 to 10/100/1000 Gigabit Ethernet controller.
29 Supports 10Base-T/ 100Base-TX/1000Base-T.
35 ---help---
37 Gen 1 to 10/100/1000 Gigabit Ethernet controller.
38 Supports 10Base-T/ 100Base-TX/1000Base-T.
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/net/
H A Dti,dp83869.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - $ref: "ethernet-phy.yaml#"
14 - Dan Murphy <dmurphy@ti.com>
17 The DP83869HM device is a robust, fully-featured Gigabit (PHY) transceiver
18 with integrated PMD sublayers that supports 10BASE-Te, 100BASE-TX and
19 1000BASE-T Ethernet protocols. The DP83869 also supports 1000BASE-X and
20 100BASE-FX Fiber protocols.
23 the DP83869HM can run 1000BASE-X-to-1000BASE-T and 100BASE-FX-to-100BASE-TX
[all …]
/OK3568_Linux_fs/kernel/include/linux/
H A Dmii.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * linux/mii.h: definitions for MII-compatible transceivers
53 return (struct mii_ioctl_data *) &rq->ifr_ifru; in if_mii()
66 * between 100T-full and 100T-half. If your phy does not support
90 * @duplex_lock: Non-zero if duplex is locked at full
196 * MII_CTRL1000 register when in 1000T mode.
216 * MII_CTRL1000 register when in 1000T mode.
237 * bits, when in 1000Base-T mode, to ethtool
257 * bits, when in 1000Base-T mode, to ethtool
275 * bits, when in 1000Base-T mode, to ethtool
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/
H A Di915_utils.h37 #define FDO_BUG_URL "https://gitlab.freedesktop.org/drm/intel/-/wikis/How-to-file-i915-bugs"
79 #define i915_inject_probe_failure(i915) i915_inject_probe_error((i915), -ENODEV)
86 #define add_overflows_t(T, A, B) \ argument
87 __builtin_add_overflow_p((A), (B), (T)0)
89 #define add_overflows_t(T, A, B) ({ \ argument
92 (T)(a + b) < a; \
105 start__ >= max__ || size__ > max__ - start__; \
117 start__ > max__ || size__ > max__ - start__; \
123 /* Note we don't consider signbits :| */
124 #define overflows_type(x, T) \ argument
[all …]
/OK3568_Linux_fs/kernel/drivers/memory/
H A Domap-gpmc.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2005-2006 Nokia Corporation
10 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
30 #include <linux/omap-gpmc.h>
34 #include <linux/platform_data/mtd-nand-omap2.h>
36 #define DEVICE_NAME "omap-gpmc"
96 * facilitate bug detection; even if we didn't boot from ROM.
243 /* Define chip-selects as reserved by default until probe completes */
284 rate /= 1000; in gpmc_get_fclk_period()
291 * gpmc_get_clk_period - get period of selected clock domain in ps
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
H A Ddcn30_clk_mgr.c50 /*we don't have clk folder yet*/
55 clk_mgr->clk_mgr_shift->field_name, clk_mgr->clk_mgr_mask->field_name
58 (clk_mgr->regs->reg)
62 #define BASE(seg) BASE_INNER(seg) macro
65 .reg_name = BASE(mm ## reg_name ## _BASE_IDX) + \
93 /* fine-grained, only min and max */ in dcn3_init_single_clock()
103 entry_i += sizeof(clk_mgr->base.bw_params->clk_table.entries[0]); in dcn3_init_single_clock()
110 double pstate_latency_us = clk_mgr->base.ctx->dc->dml.soc.dram_clock_change_latency_us; in dcn3_build_wm_range_table()
111 double sr_exit_time_us = clk_mgr->base.ctx->dc->dml.soc.sr_exit_time_us; in dcn3_build_wm_range_table()
112 double sr_enter_plus_exit_time_us = clk_mgr->base.ctx->dc->dml.soc.sr_enter_plus_exit_time_us; in dcn3_build_wm_range_table()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/chelsio/cxgb/
H A Dmv88e1xxx.h1 /* SPDX-License-Identifier: GPL-2.0 */
18 #define MII_GBCR 9 /* 1000Base-T control register */
19 #define MII_GBSR 10 /* 1000Base-T status register */
21 /* 1000Base-T control register fields */
28 /* 1000Base-T status register fields */
/OK3568_Linux_fs/kernel/drivers/input/remotectl/
H A Drockchip_pwm_remotectl.c1 /* SPDX-License-Identifier: GPL-2.0 */
60 void __iomem *base; member
93 num = ddata->maxkeybdnum; in remotectl_keybd_num_lookup()
95 if (remotectl_button[i].usercode == (ddata->scandata&0xFFFF)) { in remotectl_keybd_num_lookup()
96 ddata->keynum = i; in remotectl_keybd_num_lookup()
107 unsigned char keydata = (unsigned char)((ddata->scandata >> 8) & 0xff); in remotectl_keycode_lookup()
109 for (i = 0; i < remotectl_button[ddata->keynum].nbuttons; i++) { in remotectl_keycode_lookup()
110 if (remotectl_button[ddata->keynum].key_table[i].scancode == in remotectl_keycode_lookup()
112 ddata->keycode = in remotectl_keycode_lookup()
113 remotectl_button[ddata->keynum].key_table[i].keycode; in remotectl_keycode_lookup()
[all …]
/OK3568_Linux_fs/kernel/drivers/watchdog/
H A Drti_wdt.c1 // SPDX-License-Identifier: GPL-2.0
5 * (c) Copyright 2019-2020 Texas Instruments Inc.
25 #define MAX_HEARTBEAT 1000
59 * @base - base io address of WD device
60 * @freq - source clock frequency of WDT
61 * @wdd - hold watchdog device as is in WDT core
64 void __iomem *base; member
75 timer_margin = (u64)wdd->timeout * wdt->freq; in rti_wdt_start()
79 writel_relaxed(timer_margin, wdt->base + RTIDWDPRLD); in rti_wdt_start()
88 wdd->min_hw_heartbeat_ms = 500 * wdd->timeout; in rti_wdt_start()
[all …]
/OK3568_Linux_fs/kernel/arch/mips/alchemy/common/
H A Dusb.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * area. Au1550 has OHCI on different base address. No need to handle
20 #include <asm/mach-au1x00/au1000.h>
28 #define USBHEN_RD (1 << 4) /* OHCI reset-done indicator */
32 #define USBHEN_BE (1 << 0) /* OHCI Big-Endian */
98 static inline void __au1300_usb_phyctl(void __iomem *base, int enable) in __au1300_usb_phyctl() argument
102 r = __raw_readl(base + USB_DWC_CTRL2); in __au1300_usb_phyctl()
103 s = __raw_readl(base + USB_DWC_CTRL3); in __au1300_usb_phyctl()
112 __raw_writel(r, base + USB_DWC_CTRL2); in __au1300_usb_phyctl()
118 __raw_writel(r, base + USB_DWC_CTRL2); in __au1300_usb_phyctl()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
H A Dramgt215.c25 #define gt215_ram(p) container_of((p), struct gt215_ram, base)
39 struct ramfuc base; member
94 struct nvkm_ram base; member
120 hi--; in gt215_link_train_calc()
125 median[i] = ((hi - lo) >> 1) + lo; in gt215_link_train_calc()
138 train->r_100720 = 0; in gt215_link_train_calc()
143 train->r_100720 |= ((median[i] & 0x0f) << (i << 2)); in gt215_link_train_calc()
146 train->r_1111e0 = 0x02000000 | (bin * 0x101); in gt215_link_train_calc()
147 train->r_111400 = 0x0; in gt215_link_train_calc()
156 struct gt215_ltrain *train = &ram->ltrain; in gt215_link_train()
[all …]
/OK3568_Linux_fs/u-boot/arch/nds32/cpu/n1213/ag101/
H A Dtimer.c3 * Po-Yu Chuang <ratbert@faraday-tech.com>
9 * SPDX-License-Identifier: GPL-2.0+
27 writel(0, &tmr->cr); in timer_init()
35 writel(TIMER_LOAD_VAL, &tmr->timer3_load); in timer_init()
36 writel(TIMER_LOAD_VAL, &tmr->timer3_counter); in timer_init()
37 writel(0, &tmr->timer3_match1); in timer_init()
38 writel(0, &tmr->timer3_match2); in timer_init()
40 /* we don't want timer to issue interrupts */ in timer_init()
44 &tmr->interrupt_mask); in timer_init()
46 cr = readl(&tmr->cr); in timer_init()
[all …]
/OK3568_Linux_fs/kernel/net/ethtool/
H A Dlinkmodes.c1 // SPDX-License-Identifier: GPL-2.0-only
8 struct ethnl_req_info base; member
12 struct ethnl_reply_data base; member
19 container_of(__reply_base, struct linkmodes_reply_data, base)
31 struct net_device *dev = reply_base->dev; in linkmodes_prepare_data()
34 data->lsettings = &data->ksettings.base; in linkmodes_prepare_data()
40 ret = __ethtool_get_link_ksettings(dev, &data->ksettings); in linkmodes_prepare_data()
46 data->peer_empty = in linkmodes_prepare_data()
47 bitmap_empty(data->ksettings.link_modes.lp_advertising, in linkmodes_prepare_data()
59 const struct ethtool_link_ksettings *ksettings = &data->ksettings; in linkmodes_reply_size()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/intel/igc/
H A Digc_defines.h1 /* SPDX-License-Identifier: GPL-2.0 */
47 /* Loop limit on how long we wait for auto-negotiation to complete */
114 #define NWAY_AR_10T_HD_CAPS 0x0020 /* 10T Half Duplex Capable */
115 #define NWAY_AR_10T_FD_CAPS 0x0040 /* 10T Full Duplex Capable */
121 /* Link Partner Ability Register (Base Page) */
125 /* 1000BASE-T Control Register */
127 #define CR_1000T_HD_CAPS 0x0100 /* Advertise 1000T HD capability */
128 #define CR_1000T_FD_CAPS 0x0200 /* Advertise 1000T FD capability */
130 /* 1000BASE-T Status Register */
138 #define CR_2500T_FD_CAPS 0x0080 /* Advertise 2500T FD capability */
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/gem/selftests/
H A Di915_gem_object_blt.c1 // SPDX-License-Identifier: MIT
29 struct drm_i915_private *i915 = to_i915(obj->base.dev); in __perf_fill_blt()
34 ktime_t t[5]; in __perf_fill_blt() local
45 for (pass = 0; pass < ARRAY_SIZE(t); pass++) { in __perf_fill_blt()
46 struct intel_context *ce = engine->kernel_context; in __perf_fill_blt()
62 t[pass] = ktime_sub(t1, t0); in __perf_fill_blt()
68 sort(t, ARRAY_SIZE(t), sizeof(*t), wrap_ktime_compare, NULL); in __perf_fill_blt()
70 engine->name, in __perf_fill_blt()
71 obj->base.size >> 10, in __perf_fill_blt()
72 div64_u64(mul_u32_u32(4 * obj->base.size, in __perf_fill_blt()
[all …]

12345678910>>...42