Home
last modified time | relevance | path

Searched refs:REG_CLKGEN0_STC_DISABLE (Results 1 – 14 of 14) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tsp/
H A DregTSP.h151 #define REG_CLKGEN0_STC_DISABLE 0x0001 macro
H A DhalTSP.c603 …KGEN0_STC0_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC0_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()
604 …KGEN0_STC1_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC1_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tsp/
H A DregTSP.h135 #define REG_CLKGEN0_STC_DISABLE 0x0001 macro
H A DhalTSP.c487 …KGEN0_STC0_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC0_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()
489 …KGEN0_STC1_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC1_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tsp/
H A DregTSP.h144 #define REG_CLKGEN0_STC_DISABLE 0x0001 macro
H A DhalTSP.c691 …KGEN0_STC0_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC0_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()
693 …KGEN0_STC1_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC1_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/kano/nsk2/
H A DregTSP.h144 #define REG_CLKGEN0_STC_DISABLE 0x0001 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/nsk2/
H A DregTSP.h140 #define REG_CLKGEN0_STC_DISABLE 0x0001 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DregTSP.h141 #define REG_CLKGEN0_STC_DISABLE 0x0001 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DregTSP.h141 #define REG_CLKGEN0_STC_DISABLE 0x0001 macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tsp/
H A DregTSP.h140 #define REG_CLKGEN0_STC_DISABLE 0x0001 macro
H A DhalTSP.c710 …KGEN0_STC0_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC0_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()
712 …KGEN0_STC1_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC1_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsp/
H A DregTSP.h141 #define REG_CLKGEN0_STC_DISABLE 0x0001 macro
H A DhalTSP.c615 …KGEN0_STC0_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC0_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()
617 …KGEN0_STC1_CLK) = _SET_(TSP_CLKGEN0_REG(REG_CLKGEN0_STC1_CLK),(REG_CLKGEN0_STC_DISABLE << REG_CL… in HAL_TSP_Power()