Home
last modified time | relevance | path

Searched refs:NPM_REG_MIPS_PLLCLK (Results 1 – 21 of 21) sorted by relevance

/utopia/UTPA2-700.0.x/modules/cpu/hal/mooney/cpu/
H A DregCPU.h153 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC + 0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/maldives/cpu/
H A DregCPU.h148 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC + 0x0026) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/mainz/cpu/
H A DregCPU.h153 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC + 0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/messi/cpu/
H A DregCPU.h153 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC + 0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/mustang/cpu/
H A DregCPU.h148 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC + 0x0026) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/k6lite/cpu/
H A DregCPU.h152 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/k7u/cpu/
H A DregCPU.h152 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/curry/cpu/
H A DregCPU.h153 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/k6/cpu/
H A DregCPU.h152 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/kano/cpu/
H A DregCPU.h152 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/manhattan/cpu/
H A DregCPU.h181 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/macan/cpu/
H A DregCPU.h181 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/maxim/cpu/
H A DregCPU.h191 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/maserati/cpu/
H A DregCPU.h194 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/M7621/cpu/
H A DregCPU.h191 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/cpu/hal/M7821/cpu/
H A DregCPU.h192 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0026UL) macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tso/
H A DhalTSO.c596 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0002)
602 u32Speed = (MS_U32)((volatile MS_U16*)(_u32TSORegBase))[NPM_REG_MIPS_PLLCLK];
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tso/
H A DhalTSO.c596 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0002)
602 u32Speed = (MS_U32)((volatile MS_U16*)(_u32TSORegBase))[NPM_REG_MIPS_PLLCLK];
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tso/
H A DhalTSO.c599 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0002)
605 u32Speed = (MS_U32)((volatile MS_U16*)(_u32TSORegBase))[NPM_REG_MIPS_PLLCLK];
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tso/
H A DhalTSO.c597 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0002)
603 u32Speed = (MS_U32)((volatile MS_U16*)(_u32TSORegBase))[NPM_REG_MIPS_PLLCLK];
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/tso/
H A DhalTSO.c600 #define NPM_REG_MIPS_PLLCLK (NPM_REG_ANAMISC+0x0002)
606 u32Speed = (MS_U32)((volatile MS_U16*)(_u32TSORegBase))[NPM_REG_MIPS_PLLCLK];