xref: /utopia/UTPA2-700.0.x/modules/cpu/hal/k6/cpu/regCPU.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi //
94*53ee8cc1Swenshuai.xi /// @file  regMVD.h
95*53ee8cc1Swenshuai.xi /// @brief Hardware register definition for Video Decoder
96*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
97*53ee8cc1Swenshuai.xi //
98*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////
99*53ee8cc1Swenshuai.xi 
100*53ee8cc1Swenshuai.xi #ifndef _REG_COPRO_H_
101*53ee8cc1Swenshuai.xi #define _REG_COPRO_H_
102*53ee8cc1Swenshuai.xi 
103*53ee8cc1Swenshuai.xi 
104*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
105*53ee8cc1Swenshuai.xi // Constant & Macro Definition
106*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
107*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
108*53ee8cc1Swenshuai.xi // Base Address
109*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
110*53ee8cc1Swenshuai.xi // For Co-Processor
111*53ee8cc1Swenshuai.xi #define R2_REG_BASE                             0x003500UL    //0x122A00 //sec_r2
112*53ee8cc1Swenshuai.xi #define R2_MAULV1_REG_BASE                      0x003600UL    //0x122B00 //sec_r2_maulv1
113*53ee8cc1Swenshuai.xi 
114*53ee8cc1Swenshuai.xi // For Non-PM
115*53ee8cc1Swenshuai.xi #define NPM_REG_CLKGEN0                         0x000B00UL    //0x100b00 //clkgen0
116*53ee8cc1Swenshuai.xi #define NPM_REG_CLKGEN1                         0x003300UL    //0x103300 //clkgen1
117*53ee8cc1Swenshuai.xi #define NPM_REG_CHIPTOP                         0x001E00UL    //0x101E00 //chiptop
118*53ee8cc1Swenshuai.xi #define NPM_REG_MIU0                            0x001200UL    //0x101200 //miu0
119*53ee8cc1Swenshuai.xi #define NPM_REG_MIU1                            0x000600UL    //0x100600 //miu1
120*53ee8cc1Swenshuai.xi #define NPM_REG_ANAMISC                         0x010C00UL    //0x110c00 //ana misc
121*53ee8cc1Swenshuai.xi //For PM
122*53ee8cc1Swenshuai.xi #define PM_REG_BASE_SLEEP                       0x000E00UL    //0x002E00 //pm_sleep
123*53ee8cc1Swenshuai.xi #define PM_REG_BASE_MISC                        0x002E00UL    //0x002E00 //pm_misc
124*53ee8cc1Swenshuai.xi 
125*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
126*53ee8cc1Swenshuai.xi // MCU and PIU Reg
127*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
128*53ee8cc1Swenshuai.xi // For Co-Processor
129*53ee8cc1Swenshuai.xi #define R2_REG_STOP                             (R2_REG_BASE+0x0080UL)
130*53ee8cc1Swenshuai.xi #define R2_REG_SDR_LO_INST_BASE                 (R2_REG_BASE+0x0082UL)
131*53ee8cc1Swenshuai.xi #define R2_REG_SDR_HI_INST_BASE                 (R2_REG_BASE+0x0084UL)
132*53ee8cc1Swenshuai.xi #define R2_REG_SDR_LO_DATA_BASE                 (R2_REG_BASE+0x0086UL)
133*53ee8cc1Swenshuai.xi #define R2_REG_SDR_HI_DATA_BASE                 (R2_REG_BASE+0x0088UL)
134*53ee8cc1Swenshuai.xi #define R2_REG_RIU_BASE                         (R2_REG_BASE+0x008AUL)
135*53ee8cc1Swenshuai.xi #define R2_REG_RST_BASE                         (R2_REG_BASE+0x00B4UL)
136*53ee8cc1Swenshuai.xi #define R2_REG_IO1_BASE                         (R2_REG_BASE+0x00AAUL)
137*53ee8cc1Swenshuai.xi #define R2_REG_SPI_BASE                         (R2_REG_BASE+0x0090UL)
138*53ee8cc1Swenshuai.xi #define R2_REG_SPI_BASE1                        (R2_REG_BASE+0x00ACUL)
139*53ee8cc1Swenshuai.xi #define R2_REG_DQMEM_BASE                       (R2_REG_BASE+0x009CUL)
140*53ee8cc1Swenshuai.xi #define R2_REG_SPACE_EN                         (R2_REG_BASE+0x00B0UL)
141*53ee8cc1Swenshuai.xi #define R2_REG_QMEM_MASK_HIGH                   (R2_REG_BASE+0x00A0UL)
142*53ee8cc1Swenshuai.xi #define R2_REG_QMEM_BASE_HIGH                   (R2_REG_BASE+0x009CUL)
143*53ee8cc1Swenshuai.xi 
144*53ee8cc1Swenshuai.xi #define R2_MAULV1_REG                           (R2_MAULV1_REG_BASE + 0x0002UL)    //0x122B00 //sec_r2_maulv1
145*53ee8cc1Swenshuai.xi #define NPM_REG_CPU_CLOCK                       (NPM_REG_PORT_STATUS + 0x001E)
146*53ee8cc1Swenshuai.xi 
147*53ee8cc1Swenshuai.xi #define REG_CPU_DETECT                          (0x1ee2)
148*53ee8cc1Swenshuai.xi 
149*53ee8cc1Swenshuai.xi // For Non-PM
150*53ee8cc1Swenshuai.xi #define NPM_REG_CLKGEN1_SECR2                   (NPM_REG_CLKGEN1+0x007AUL) //3D*2
151*53ee8cc1Swenshuai.xi #define NPM_REG_CHIPTOP_UART                    (NPM_REG_CHIPTOP+0x00A6UL)
152*53ee8cc1Swenshuai.xi #define NPM_REG_MIPS_PLLCLK                     (NPM_REG_ANAMISC+0x0026UL)
153*53ee8cc1Swenshuai.xi #define NPM_REG_LPF_LOW                         (NPM_REG_ANAMISC + 0x00C0UL)
154*53ee8cc1Swenshuai.xi #define NPM_REG_LPF_HIGH                        (NPM_REG_ANAMISC + 0x00C2UL)
155*53ee8cc1Swenshuai.xi 
156*53ee8cc1Swenshuai.xi // For PM
157*53ee8cc1Swenshuai.xi #define PM_REG_CPUX_SW_RSTZ                     (PM_REG_BASE_SLEEP+0x0052UL)
158*53ee8cc1Swenshuai.xi #define NPM_REG_CLKGEN0_SECR2                   (NPM_REG_CLKGEN0+0x0062)
159*53ee8cc1Swenshuai.xi 
160*53ee8cc1Swenshuai.xi #define NONE_CACHEABLE                          0x80000000UL
161*53ee8cc1Swenshuai.xi 
162*53ee8cc1Swenshuai.xi #endif // _REG_COPRO_H_
163