Home
last modified time | relevance | path

Searched refs:disable_error (Results 1 – 25 of 27) sorted by relevance

12

/rockchip-linux_mpp/mpp/inc/
H A Dmpp_dec_cfg.h90 RK_U32 disable_error; member
/rockchip-linux_mpp/mpp/base/
H A Dmpp_dec_cfg.c38 ENTRY(prefix, u32, rk_u32, disable_error, FLAG_INCR, base, disable_error) \
/rockchip-linux_mpp/mpp/hal/rkdec/avsd/
H A Dhal_avsd_vdpu1.c549 !p_hal->dec_cfg->base.disable_error) { in hal_avsd_vdpu1_gen_regs()
577 !p_hal->dec_cfg->base.disable_error) { in hal_avsd_vdpu1_start()
632 !p_hal->dec_cfg->base.disable_error) { in hal_avsd_vdpu1_wait()
660 p_hal->dec_cfg->base.disable_error)) { in hal_avsd_vdpu1_wait()
H A Dhal_avsd_vdpu2.c546 !p_hal->dec_cfg->base.disable_error) { in hal_avsd_vdpu2_gen_regs()
575 !p_hal->dec_cfg->base.disable_error) { in hal_avsd_vdpu2_start()
630 !p_hal->dec_cfg->base.disable_error) { in hal_avsd_vdpu2_wait()
659 p_hal->dec_cfg->base.disable_error)) { in hal_avsd_vdpu2_wait()
H A Dhal_avsd_plus.c657 !p_hal->dec_cfg->base.disable_error) { in hal_avsd_plus_gen_regs()
685 !p_hal->dec_cfg->base.disable_error) { in hal_avsd_plus_start()
761 !p_hal->dec_cfg->base.disable_error) { in hal_avsd_plus_wait()
787 p_hal->dec_cfg->base.disable_error)) { in hal_avsd_plus_wait()
/rockchip-linux_mpp/mpp/codec/
H A Dmpp_dec.c66 p->disable_error = base->disable_error; in mpp_dec_update_cfg()
283 if (dec->cfg->base.disable_error && dec->cfg->base.dis_err_clr_mark) { in mpp_dec_put_frame()
944 dec_dbg_func("disable error %d\n", base->disable_error); in mpp_dec_set_cfg_by_cmd()
/rockchip-linux_mpp/mpp/codec/inc/
H A Dmpp_dec_impl.h132 RK_U32 disable_error; member
/rockchip-linux_mpp/mpp/codec/dec/avs/
H A Davsd_parse.h241 RK_U32 disable_error; member
H A Davsd_api.c183 p_dec->disable_error = *((RK_U32 *)param); in avsd_control()
H A Davsd_parse.c826 if (p_dec->disable_error) in avsd_parse_stream()
835 if (!p_dec->disable_error) in avsd_parse_stream()
/rockchip-linux_mpp/mpp/hal/rkdec/h264d/
H A Dhal_h264d_rkv_reg.c635 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in rkv_h264d_gen_regs()
697 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in rkv_h264d_start()
770 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in rkv_h264d_wait()
H A Dhal_h264d_vdpu1.c829 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu1_h264d_gen_regs()
883 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu1_h264d_start()
948 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu1_h264d_wait()
H A Dhal_h264d_vdpu2.c889 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu2_h264d_gen_regs()
946 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu2_h264d_start()
1036 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu2_h264d_wait()
H A Dhal_h264d_vdpu34x.c933 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu34x_h264d_gen_regs()
1011 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu34x_h264d_start()
1123 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu34x_h264d_wait()
H A Dhal_h264d_vdpu384a.c778 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu384a_h264d_gen_regs()
874 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu384a_h264d_start()
960 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu384a_h264d_wait()
H A Dhal_h264d_vdpu383.c826 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu383_h264d_gen_regs()
928 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu383_h264d_start()
1014 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu383_h264d_wait()
H A Dhal_h264d_vdpu382.c961 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu382_h264d_gen_regs()
1065 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu382_h264d_start()
1238 (task->dec.flags.ref_err && !p_hal->cfg->base.disable_error)) { in vdpu382_h264d_wait()
/rockchip-linux_mpp/mpp/hal/rkdec/avs2d/
H A Dhal_avs2d_vdpu383.c642 !p_hal->cfg->base.disable_error) { in hal_avs2d_vdpu383_gen_regs()
722 !p_hal->cfg->base.disable_error) { in hal_avs2d_vdpu383_start()
896 !p_hal->cfg->base.disable_error) { in hal_avs2d_vdpu383_wait()
H A Dhal_avs2d_rkv.c617 !p_hal->cfg->base.disable_error) { in hal_avs2d_rkv_gen_regs()
811 !p_hal->cfg->base.disable_error) { in hal_avs2d_rkv_start()
1040 !p_hal->cfg->base.disable_error) { in hal_avs2d_rkv_wait()
H A Dhal_avs2d_vdpu382.c684 !p_hal->cfg->base.disable_error) { in hal_avs2d_vdpu382_gen_regs()
877 !p_hal->cfg->base.disable_error) { in hal_avs2d_vdpu382_start()
1106 !p_hal->cfg->base.disable_error) { in hal_avs2d_vdpu382_wait()
/rockchip-linux_mpp/mpp/hal/rkdec/h265d/
H A Dhal_h265d_rkv.c743 (syn->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_rkv_gen_regs()
917 (task->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_rkv_start()
993 (task->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_rkv_wait()
H A Dhal_h265d_vdpu34x.c864 (syn->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu34x_gen_regs()
1063 reg_ctx->cfg->base.disable_error) { in hal_h265d_vdpu34x_gen_regs()
1164 (task->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu34x_start()
1296 (task->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu34x_wait()
H A Dhal_h265d_vdpu382.c670 (syn->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu382_gen_regs()
957 (task->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu382_start()
1086 (task->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu382_wait()
H A Dhal_h265d_vdpu384a.c797 (syn->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu384a_gen_regs()
1182 (task->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu384a_start()
1287 (task->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu384a_wait()
/rockchip-linux_mpp/mpp/codec/dec/h265/
H A Dh265d_parser.c1286 if (!s->h265dctx->cfg->base.disable_error && s->recovery.valid_flag && in hevc_frame_start()
1293 if (!s->h265dctx->cfg->base.disable_error && s->miss_ref_flag) { in hevc_frame_start()
1480 } else if (!s->h265dctx->cfg->base.disable_error && in parser_nal_unit()
2327 if (!h265dctx->cfg->base.disable_error) { in h265d_callback()

12