| /rk3399_rockchip-uboot/arch/arm/mach-uniphier/clk/ |
| H A D | Makefile | 7 obj-$(CONFIG_ARCH_UNIPHIER_LD4) += clk-early-ld4.o clk-dram-ld4.o dpll-ld4.o 8 obj-$(CONFIG_ARCH_UNIPHIER_PRO4) += clk-early-ld4.o clk-dram-ld4.o dpll-pro4.o 9 obj-$(CONFIG_ARCH_UNIPHIER_SLD8) += clk-early-ld4.o clk-dram-ld4.o dpll-sld8.o 10 obj-$(CONFIG_ARCH_UNIPHIER_PRO5) += clk-early-ld4.o clk-dram-pro5.o dpll-pro5.o 11 obj-$(CONFIG_ARCH_UNIPHIER_PXS2) += clk-early-ld4.o clk-dram-pxs2.o dpll-pxs2.o 12 obj-$(CONFIG_ARCH_UNIPHIER_LD6B) += clk-early-ld4.o clk-dram-pxs2.o dpll-pxs2.o 16 obj-$(CONFIG_ARCH_UNIPHIER_LD4) += clk-ld4.o pll-ld4.o dpll-tail.o 17 obj-$(CONFIG_ARCH_UNIPHIER_PRO4) += clk-pro4.o pll-pro4.o dpll-tail.o 18 obj-$(CONFIG_ARCH_UNIPHIER_SLD8) += clk-ld4.o pll-ld4.o dpll-tail.o
|
| /rk3399_rockchip-uboot/board/gumstix/pepper/ |
| H A D | board.c | 145 const struct dpll_params *dpll = get_dpll_ddr_params(); in sdram_init() local 153 if (dpll->m == 266) { in sdram_init() 154 config_ddr(dpll->m, &ioregs_ddr2, &ddr2_data, in sdram_init() 157 else if (dpll->m == 400) { in sdram_init() 158 config_ddr(dpll->m, &ioregs_ddr3, &ddr3_data, in sdram_init()
|
| /rk3399_rockchip-uboot/arch/arm/lib/ |
| H A D | asm-offsets.c | 192 DEFINE(PLL_DP_CTL, offsetof(struct dpll, dp_ctl)); in main() 193 DEFINE(PLL_DP_CONFIG, offsetof(struct dpll, dp_config)); in main() 194 DEFINE(PLL_DP_OP, offsetof(struct dpll, dp_op)); in main() 195 DEFINE(PLL_DP_MFD, offsetof(struct dpll, dp_mfd)); in main() 196 DEFINE(PLL_DP_MFN, offsetof(struct dpll, dp_mfn)); in main() 197 DEFINE(PLL_DP_HFS_OP, offsetof(struct dpll, dp_hfs_op)); in main() 198 DEFINE(PLL_DP_HFS_MFD, offsetof(struct dpll, dp_hfs_mfd)); in main() 199 DEFINE(PLL_DP_HFS_MFN, offsetof(struct dpll, dp_hfs_mfn)); in main()
|
| /rk3399_rockchip-uboot/arch/arm/dts/ |
| H A D | am43xx-clocks.dtsi | 200 compatible = "ti,am3-dpll-core-clock"; 207 compatible = "ti,am3-dpll-x2-clock"; 246 compatible = "ti,am3-dpll-clock"; 264 compatible = "ti,am3-dpll-clock"; 282 compatible = "ti,am3-dpll-clock"; 301 compatible = "ti,am3-dpll-j-type-clock"; 584 compatible = "ti,am3-dpll-clock"; 661 compatible = "ti,am3-dpll-x2-clock";
|
| H A D | am33xx-clocks.dtsi | 168 compatible = "ti,am3-dpll-core-clock"; 175 compatible = "ti,am3-dpll-x2-clock"; 208 compatible = "ti,am3-dpll-clock"; 224 compatible = "ti,am3-dpll-no-gate-clock"; 248 compatible = "ti,am3-dpll-no-gate-clock"; 265 compatible = "ti,am3-dpll-no-gate-j-type-clock";
|
| H A D | dra7xx-clocks.dtsi | 201 compatible = "ti,omap4-dpll-m4xen-clock"; 208 compatible = "ti,omap4-dpll-x2-clock"; 264 compatible = "ti,omap4-dpll-core-clock"; 271 compatible = "ti,omap4-dpll-x2-clock"; 296 compatible = "ti,omap5-mpu-dpll-clock"; 338 compatible = "ti,omap4-dpll-clock"; 372 compatible = "ti,omap4-dpll-clock"; 406 compatible = "ti,omap4-dpll-clock"; 451 compatible = "ti,omap4-dpll-clock"; 477 compatible = "ti,omap4-dpll-clock"; [all …]
|
| H A D | omap36xx-clocks.dtsi | 13 compatible = "ti,omap3-dpll-per-j-type-clock";
|
| H A D | omap36xx-am35xx-omap3430es2plus-clocks.dtsi | 30 compatible = "ti,omap3-dpll-clock";
|
| H A D | omap34xx-omap36xx-clocks.dtsi | 168 compatible = "ti,omap3-dpll-clock";
|
| H A D | omap3xxx-clocks.dtsi | 198 compatible = "ti,omap3-dpll-per-clock"; 239 compatible = "ti,omap3-dpll-core-clock"; 321 compatible = "ti,omap3-dpll-clock";
|
| /rk3399_rockchip-uboot/drivers/clk/ |
| H A D | clk_zynqmp.c | 115 apll, dpll, vpll, enumerator 189 case dpll: in zynqmp_clk_get_register() 242 return dpll; in zynqmp_clk_get_cpu_pll() 261 return dpll; in zynqmp_clk_get_ddr_pll() 274 return dpll; in zynqmp_clk_get_peripheral_pll()
|
| /rk3399_rockchip-uboot/arch/arm/mach-omap2/ |
| H A D | clocks-common.c | 212 u8 lock, char *dpll) in do_setup_dpll() argument 233 "N= %d" , dpll, params->m, params->n, in do_setup_dpll() 238 "nominal opp values", dpll); in do_setup_dpll()
|
| /rk3399_rockchip-uboot/drivers/clk/rockchip/ |
| H A D | clk_rv1108.c | 659 unsigned int apll, dpll, gpll; in rkclk_init() local 678 dpll = rkclk_pll_get_rate(cru, CLK_DDR); in rkclk_init() 692 printf("APLL: %d DPLL:%d GPLL:%d\n", apll, dpll, gpll); in rkclk_init()
|
| H A D | clk_rk3368.c | 1268 u32 apllb, aplll, dpll, cpll, gpll; in rkclk_init() local 1283 dpll = rkclk_pll_get_rate(cru, DPLL); in rkclk_init() 1288 __func__, apllb, aplll, dpll, cpll, gpll); in rkclk_init()
|
| /rk3399_rockchip-uboot/arch/arm/include/asm/arch-mx5/ |
| H A D | imx-regs.h | 342 struct dpll { struct
|