Home
last modified time | relevance | path

Searched refs:spsr_el3 (Results 1 – 19 of 19) sorted by relevance

/rk3399_ARM-atf/services/std_svc/drtm/
H A Ddrtm_main.c188 uint64_t spsr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_SPSR_EL3); in drtm_dl_check_caller_el() local
192 dl_caller_el = spsr_el3 >> MODE_EL_SHIFT & MODE_EL_MASK; in drtm_dl_check_caller_el()
193 dl_caller_aarch = spsr_el3 >> MODE_RW_SHIFT & MODE_RW_MASK; in drtm_dl_check_caller_el()
578 uint64_t spsr_el3 = read_ctx_reg(get_el3state_ctx(ns_ctx), CTX_SPSR_EL3); in drtm_dl_reset_dlme_context() local
598 spsr_el3 |= SPSR_DAIF_MASK << SPSR_DAIF_SHIFT; in drtm_dl_reset_dlme_context()
600 write_ctx_reg(get_el3state_ctx(ns_ctx), CTX_SPSR_EL3, spsr_el3); in drtm_dl_reset_dlme_context()
607 uint64_t spsr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_SPSR_EL3); in drtm_dl_prepare_eret_to_dlme() local
610 spsr_el3 &= ~(MODE_EL_MASK << MODE_EL_SHIFT); in drtm_dl_prepare_eret_to_dlme()
613 spsr_el3 |= MODE_EL1 << MODE_EL_SHIFT; in drtm_dl_prepare_eret_to_dlme()
617 spsr_el3 |= MODE_EL2 << MODE_EL_SHIFT; in drtm_dl_prepare_eret_to_dlme()
[all …]
/rk3399_ARM-atf/plat/nvidia/tegra/common/
H A Dtegra_fiq_glue.c67 fiq_state[cpu].spsr_el3 = read_ctx_reg((el3state_ctx), (uint32_t)(CTX_SPSR_EL3)); in tegra_fiq_interrupt_handler()
140 write_ctx_reg((gpregs_ctx), (uint32_t)(CTX_GPREG_X1), (fiq_state[cpu].spsr_el3)); in tegra_fiq_get_intr_context()
/rk3399_ARM-atf/services/std_svc/sdei/
H A Dsdei_intr_mgmt.c43 uint64_t spsr_el3; member
187 disp_ctx->spsr_el3 = read_ctx_reg(tgt_el3, CTX_SPSR_EL3); in save_event_ctx()
207 write_ctx_reg(tgt_el3, CTX_SPSR_EL3, disp_ctx->spsr_el3); in restore_event_ctx()
261 u_register_t interrupted_pstate = disp_ctx->spsr_el3; in sdei_set_elr_spsr()
291 SMC_SET_GP(ctx, CTX_GPREG_X3, disp_ctx->spsr_el3); in setup_ns_dispatch()
697 write_spsr_el2(disp_ctx->spsr_el3); in sdei_event_complete()
701 write_spsr_el1(disp_ctx->spsr_el3); in sdei_event_complete()
/rk3399_ARM-atf/plat/nvidia/tegra/include/drivers/
H A Dtegra_gic.h18 uint64_t spsr_el3; member
/rk3399_ARM-atf/plat/nxp/common/sip_svc/aarch64/
H A Dsipsvc.S45 mrs x0, spsr_el3
68 msr spsr_el3, x0
/rk3399_ARM-atf/bl31/
H A Dbl31_traps.c77 static u_register_t get_elr_el3(u_register_t spsr_el3, u_register_t vbar, unsigned int target_el) in get_elr_el3() argument
79 unsigned int outgoing_el = GET_EL(spsr_el3); in get_elr_el3()
88 if ((spsr_el3 & (MODE_SP_MASK << MODE_SP_SHIFT)) == MODE_SP_ELX) { in get_elr_el3()
/rk3399_ARM-atf/bl31/aarch64/
H A Dea_delegate.S107 mrs x30, spsr_el3
134 msr spsr_el3, x30
249 mrs x2, spsr_el3
H A Druntime_exceptions.S367 mrs x16, spsr_el3
487 mrs x0, spsr_el3
536 mrs x0, spsr_el3
H A Dcrash_reporting.S443 mrs x14, spsr_el3
/rk3399_ARM-atf/bl2/aarch64/
H A Dbl2_run_next_image.S29 msr spsr_el3, x1
/rk3399_ARM-atf/bl1/aarch64/
H A Dbl1_entrypoint.S79 msr spsr_el3, x1
H A Dbl1_exceptions.S183 msr spsr_el3, x1
259 mrs x16, spsr_el3
/rk3399_ARM-atf/lib/cpus/aarch64/
H A Dwa_cve_2017_5715_bpiall.S47 mrs x4, spsr_el3
82 msr spsr_el3, x8
274 msr spsr_el3, x4
/rk3399_ARM-atf/plat/qti/qtiseclib/inc/
H A Dqtiseclib_defs.h78 uint64_t spsr_el3; member
/rk3399_ARM-atf/plat/qti/qtiseclib/src/
H A Dqtiseclib_cb_interface.c140 qti_ns_ctx->spsr_el3 = in qtiseclib_cb_get_ns_ctx()
/rk3399_ARM-atf/plat/renesas/common/aarch64/
H A Dplat_helpers.S199 msr spsr_el3, x1
/rk3399_ARM-atf/lib/el3_runtime/aarch64/
H A Dcontext.S637 msr spsr_el3, x16
/rk3399_ARM-atf/include/arch/aarch64/
H A Darch_helpers.h354 DEFINE_SYSREG_RW_FUNCS(spsr_el3) in DECLARE_SYSREG128_RW_FUNCS()
/rk3399_ARM-atf/docs/design/
H A Dfirmware-design.rst1285 spsr_el3 = 0x0000000060000349