Home
last modified time | relevance | path

Searched refs:params_from_bl2 (Results 1 – 24 of 24) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/soc/t194/
H A Dplat_secondary.c32 plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); in plat_secondary_setup() local
38 tzdram_addr = params_from_bl2->tzdram_base + in plat_secondary_setup()
48 memcpy((void *)((uintptr_t)params_from_bl2->tzdram_base), in plat_secondary_setup()
53 addr_low = (uint32_t)params_from_bl2->tzdram_base | CPU_RESET_MODE_AA64; in plat_secondary_setup()
54 addr_high = (uint32_t)((params_from_bl2->tzdram_base >> 32U) & 0x7ffU); in plat_secondary_setup()
H A Dplat_psci_handlers.c118 plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); in tegra_soc_pwr_domain_suspend() local
142 mc_ctx_base = params_from_bl2->tzdram_base + in tegra_soc_pwr_domain_suspend()
267 plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); in tegra_soc_pwr_domain_power_down_wfi() local
275 val = params_from_bl2->tzdram_base + in tegra_soc_pwr_domain_power_down_wfi()
303 val = params_from_bl2->tzdram_base + in tegra_soc_pwr_domain_power_down_wfi()
346 const plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); in tegra_soc_pwr_domain_on_finish() local
347 uint8_t enable_ccplex_lock_step = params_from_bl2->enable_ccplex_lock_step; in tegra_soc_pwr_domain_on_finish()
H A Dplat_setup.c242 const plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); in plat_early_platform_setup() local
243 uint8_t enable_ccplex_lock_step = params_from_bl2->enable_ccplex_lock_step; in plat_early_platform_setup()
/rk3399_ARM-atf/plat/hisilicon/poplar/
H A Dbl31_plat_setup.c82 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in bl31_early_platform_setup2() local
84 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
85 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in bl31_early_platform_setup2()
86 assert(params_from_bl2->h.version >= VERSION_2); in bl31_early_platform_setup2()
88 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/st/stm32mp2/
H A Dbl31_plat_setup.c24 bl_params_t *params_from_bl2; in bl31_early_platform_setup2() local
81 params_from_bl2 = (bl_params_t *)arg0; in bl31_early_platform_setup2()
82 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
83 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in bl31_early_platform_setup2()
84 assert(params_from_bl2->h.version >= VERSION_2); in bl31_early_platform_setup2()
86 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dhikey_bl31_setup.c90 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in bl31_early_platform_setup2() local
91 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
92 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in bl31_early_platform_setup2()
93 assert(params_from_bl2->h.version >= VERSION_2); in bl31_early_platform_setup2()
95 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/st/stm32mp1/sp_min/
H A Dsp_min_setup.c116 bl_params_t *params_from_bl2 = (bl_params_t *)arg0; in sp_min_early_platform_setup2() local
128 assert(params_from_bl2 != NULL); in sp_min_early_platform_setup2()
129 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in sp_min_early_platform_setup2()
130 assert(params_from_bl2->h.version >= VERSION_2); in sp_min_early_platform_setup2()
132 bl_params_node_t *bl_params = params_from_bl2->head; in sp_min_early_platform_setup2()
/rk3399_ARM-atf/plat/marvell/armada/common/
H A Dmarvell_bl31_setup.c113 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in marvell_bl31_early_platform_setup() local
114 assert(params_from_bl2 != NULL); in marvell_bl31_early_platform_setup()
115 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in marvell_bl31_early_platform_setup()
116 assert(params_from_bl2->h.version >= VERSION_2); in marvell_bl31_early_platform_setup()
118 bl_params_node_t *bl_params = params_from_bl2->head; in marvell_bl31_early_platform_setup()
/rk3399_ARM-atf/plat/qemu/common/sp_min/
H A Dsp_min_setup.c93 bl_params_t *params_from_bl2 = (bl_params_t *)arg0; in sp_min_early_platform_setup2() local
102 assert(params_from_bl2); in sp_min_early_platform_setup2()
103 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in sp_min_early_platform_setup2()
104 assert(params_from_bl2->h.version >= VERSION_2); in sp_min_early_platform_setup2()
106 bl_params_node_t *bl_params = params_from_bl2->head; in sp_min_early_platform_setup2()
/rk3399_ARM-atf/plat/rpi/rpi3/
H A Drpi3_bl31_setup.c84 bl_params_t *params_from_bl2 = (bl_params_t *) arg0; in bl31_early_platform_setup2() local
86 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
87 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in bl31_early_platform_setup2()
88 assert(params_from_bl2->h.version >= VERSION_2); in bl31_early_platform_setup2()
90 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/nxp/common/setup/
H A Dls_bl31_setup.c109 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in bl31_early_platform_setup2() local
111 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
112 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in bl31_early_platform_setup2()
113 assert(params_from_bl2->h.version >= VERSION_2); in bl31_early_platform_setup2()
115 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/intel/soc/n5x/
H A Dbl31_plat_setup.c53 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in bl31_early_platform_setup2() local
55 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
62 if (params_from_bl2->h.type == PARAM_BL_PARAMS && in bl31_early_platform_setup2()
63 params_from_bl2->h.version >= VERSION_2) { in bl31_early_platform_setup2()
65 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/intel/soc/stratix10/
H A Dbl31_plat_setup.c61 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in bl31_early_platform_setup2() local
62 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
69 if (params_from_bl2->h.type == PARAM_BL_PARAMS && in bl31_early_platform_setup2()
70 params_from_bl2->h.version >= VERSION_2) { in bl31_early_platform_setup2()
72 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/hisilicon/hikey960/
H A Dhikey960_bl31_setup.c105 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in bl31_early_platform_setup2() local
106 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
107 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in bl31_early_platform_setup2()
108 assert(params_from_bl2->h.version >= VERSION_2); in bl31_early_platform_setup2()
110 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/brcm/common/
H A Dbrcm_bl31_setup.c152 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in brcm_bl31_early_platform_setup() local
154 assert(params_from_bl2 != NULL); in brcm_bl31_early_platform_setup()
155 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in brcm_bl31_early_platform_setup()
156 assert(params_from_bl2->h.version >= VERSION_2); in brcm_bl31_early_platform_setup()
158 bl_params_node_t *bl_params = params_from_bl2->head; in brcm_bl31_early_platform_setup()
/rk3399_ARM-atf/plat/nuvoton/npcm845x/
H A Dnpcm845x_bl31_setup.c236 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in bl31_early_platform_setup2() local
238 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
239 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in bl31_early_platform_setup2()
240 assert(params_from_bl2->h.version >= VERSION_2); in bl31_early_platform_setup2()
242 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/arm/common/sp_min/
H A Darm_sp_min_setup.c134 bl_params_t *params_from_bl2 = (bl_params_t *)arg0; in arm_sp_min_early_platform_setup() local
135 assert(params_from_bl2 != NULL); in arm_sp_min_early_platform_setup()
136 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in arm_sp_min_early_platform_setup()
137 assert(params_from_bl2->h.version >= VERSION_2); in arm_sp_min_early_platform_setup()
139 bl_params_node_t *bl_params = params_from_bl2->head; in arm_sp_min_early_platform_setup()
/rk3399_ARM-atf/plat/qemu/common/
H A Dqemu_bl31_setup.c111 bl_params_t *params_from_bl2 = (bl_params_t *)arg0; in bl31_early_platform_setup2() local
113 assert(params_from_bl2); in bl31_early_platform_setup2()
114 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in bl31_early_platform_setup2()
115 assert(params_from_bl2->h.version >= VERSION_2); in bl31_early_platform_setup2()
117 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/intel/soc/agilex/
H A Dbl31_plat_setup.c125 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in bl31_early_platform_setup2() local
126 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
132 if (params_from_bl2->h.type == PARAM_BL_PARAMS && in bl31_early_platform_setup2()
133 params_from_bl2->h.version >= VERSION_2) { in bl31_early_platform_setup2()
134 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/intel/soc/agilex5/
H A Dbl31_plat_setup.c102 bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2; in bl31_early_platform_setup2() local
104 assert(params_from_bl2 != NULL); in bl31_early_platform_setup2()
111 if (params_from_bl2->h.type == PARAM_BL_PARAMS && in bl31_early_platform_setup2()
112 params_from_bl2->h.version >= VERSION_2) { in bl31_early_platform_setup2()
114 bl_params_node_t *bl_params = params_from_bl2->head; in bl31_early_platform_setup2()
/rk3399_ARM-atf/plat/nvidia/tegra/drivers/memctrl/
H A Dmemctrl_v2.c123 const plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); in tegra_mc_save_context() local
124 uint64_t tzdram_base = params_from_bl2->tzdram_base; in tegra_mc_save_context()
125 uint64_t tzdram_end = tzdram_base + params_from_bl2->tzdram_size; in tegra_mc_save_context()
/rk3399_ARM-atf/plat/nvidia/tegra/common/
H A Dtegra_bl31_setup.c281 const plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); in bl31_plat_arch_setup()
309 mmap_add_region(params_from_bl2->tzdram_base, in bl31_plat_arch_setup()
310 params_from_bl2->tzdram_base, in bl31_plat_arch_setup()
276 const plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); bl31_plat_arch_setup() local
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/
H A Dplat_psci_handlers.c106 const plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); in tegra_soc_pwr_domain_suspend() local
142 mc_ctx_base = params_from_bl2->tzdram_base; in tegra_soc_pwr_domain_suspend()
283 const plat_params_from_bl2_t *params_from_bl2 = bl31_get_plat_params(); in tegra_soc_pwr_domain_power_down_wfi() local
292 val = params_from_bl2->tzdram_base + in tegra_soc_pwr_domain_power_down_wfi()
319 val = params_from_bl2->tzdram_base + in tegra_soc_pwr_domain_power_down_wfi()
/rk3399_ARM-atf/plat/arm/common/
H A Darm_bl31_setup.c288 bl_params_t *params_from_bl2 = (bl_params_t *)(uintptr_t)arg0; in arm_bl31_early_platform_setup()
289 assert(params_from_bl2 != NULL); in arm_bl31_early_platform_setup()
290 assert(params_from_bl2->h.type == PARAM_BL_PARAMS); in arm_bl31_early_platform_setup()
291 assert(params_from_bl2->h.version >= VERSION_2); in arm_bl31_early_platform_setup()
293 bl_params_node_t *bl_params = params_from_bl2->head; in arm_bl31_early_platform_setup()