| #
a97e1f97 |
| 08-May-2024 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "early_console" into integration
* changes: feat(stm32mp2): use early traces feat(st-bsec): use early traces refactor(st): replace STM32MP_EARLY_CONSOLE with EARLY_CON
Merge changes from topic "early_console" into integration
* changes: feat(stm32mp2): use early traces feat(st-bsec): use early traces refactor(st): replace STM32MP_EARLY_CONSOLE with EARLY_CONSOLE feat(console): introduce EARLY_CONSOLE feat(bl32): create an sp_min_setup function
show more ...
|
| #
94cad75a |
| 25-Oct-2023 |
Yann Gautier <yann.gautier@foss.st.com> |
refactor(st): replace STM32MP_EARLY_CONSOLE with EARLY_CONSOLE
Now that EARLY_CONSOLE is generic, use it instead of the ST flag. Remove stm32mp_setup_early_console() calls as it is done in common TF
refactor(st): replace STM32MP_EARLY_CONSOLE with EARLY_CONSOLE
Now that EARLY_CONSOLE is generic, use it instead of the ST flag. Remove stm32mp_setup_early_console() calls as it is done in common TF-A code.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Icac29b62a6267303cb5c679d15847c013ead1d23
show more ...
|
| #
04878320 |
| 20-Mar-2024 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st_mckprot_bl32" into integration
* changes: refactor(stm32mp1): move the MCU security to BL32 feat(st-clock): add function to control MCU subsystem
|
| #
8d92e4be |
| 01-Feb-2022 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): move the MCU security to BL32
Change the MCKPROT control management. Now, the MCU subsystem is done in the BL32 using the dedicated clock function. If using OP-TEE, you will need
refactor(stm32mp1): move the MCU security to BL32
Change the MCKPROT control management. Now, the MCU subsystem is done in the BL32 using the dedicated clock function. If using OP-TEE, you will need the corresponding commit [1]. This should be integrated in OP-TEE tag 4.2.0.
[1] e07f9212d5 plat-stm32mp1: shared_resource: disable MCKPROT if not needed
Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Change-Id: I59f90ace750aa93f674389f881e2fe14ad334a72
show more ...
|
| #
c2c3ca12 |
| 16-Jan-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "refactor_st_common" into integration
* changes: refactor(st): move board info in common code refactor(st): move GIC code to common directory refactor(st): move boot b
Merge changes from topic "refactor_st_common" into integration
* changes: refactor(st): move board info in common code refactor(st): move GIC code to common directory refactor(st): move boot backup register management
show more ...
|
| #
c27d8c00 |
| 06-Aug-2019 |
Yann Gautier <yann.gautier@st.com> |
refactor(st): move GIC code to common directory
The GIC v2 initialization code could be shared to other ST platforms. The stm32mp1_gic.c file is then moved to common directory, and renamed stm32mp_g
refactor(st): move GIC code to common directory
The GIC v2 initialization code could be shared to other ST platforms. The stm32mp1_gic.c file is then moved to common directory, and renamed stm32mp_gic.c. The functions are also prefixed with stm32mp_gic.
Change-Id: I60820823b470217d3a95cc569f941c2cb923dfa9 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
5fab71a7 |
| 14-Nov-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE" into integration
|
| #
981b9dcb |
| 14-Nov-2022 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE
The code managing legacy boot (without FIP) that was under STM32MP_USE_STM32IMAGE flag is remove.
Change-Id: I04452453ed84567b0de39e900594a81526562
refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE
The code managing legacy boot (without FIP) that was under STM32MP_USE_STM32IMAGE flag is remove.
Change-Id: I04452453ed84567b0de39e900594a81526562259 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
e8f4ec1a |
| 03-Oct-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "st_uart_updates" into integration
* changes: feat(stm32mp1): add early console in SP_min feat(st): properly manage early console feat(st-uart): manage STM32MP_RECONFI
Merge changes from topic "st_uart_updates" into integration
* changes: feat(stm32mp1): add early console in SP_min feat(st): properly manage early console feat(st-uart): manage STM32MP_RECONFIGURE_CONSOLE docs(st): introduce STM32MP_RECONFIGURE_CONSOLE feat(st): add trace for early console fix(stm32mp1): enable crash console in FIQ handler feat(st-uart): add initialization with the device tree refactor(stm32mp1): move DT_UART_COMPAT in include file feat(stm32mp1): configure the serial boot load address fix(stm32mp1): update the FIP load address for serial boot refactor(st): configure baudrate for UART programmer refactor(st-uart): compute the over sampling dynamically
show more ...
|
| #
14a07040 |
| 15-Oct-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(stm32mp1): add early console in SP_min
Allow early console to be used at the beginning of SP_min, before the clocks and UART have been reconfigured.
Signed-off-by: Yann Gautier <yann.gautier@f
feat(stm32mp1): add early console in SP_min
Allow early console to be used at the beginning of SP_min, before the clocks and UART have been reconfigured.
Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: I53d66938d42fcec830d9b81e5ef62b3790d0c3b3
show more ...
|
| #
484e846a |
| 07-Mar-2022 |
Yann Gautier <yann.gautier@foss.st.com> |
fix(stm32mp1): enable crash console in FIQ handler
When a FIQ occurs and is trapped by SP_min, it is an unrecoverable error. As kernel may have switched the UART console off, we should re-enable it
fix(stm32mp1): enable crash console in FIQ handler
When a FIQ occurs and is trapped by SP_min, it is an unrecoverable error. As kernel may have switched the UART console off, we should re-enable it with plat_crash_console_init() for those failing states.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Ib02e1271b6213f8e383a062b74494abf8826188f
show more ...
|
| #
4abb0db1 |
| 14-Dec-2021 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st_uart_update" into integration
* changes: feat(st): protect UART during platform init feat(stm32mp1): update console management for SP_min refactor(stm32mp1): impro
Merge changes from topic "st_uart_update" into integration
* changes: feat(st): protect UART during platform init feat(stm32mp1): update console management for SP_min refactor(stm32mp1): improve console management in BL2 feat(plat/st): add a function to configure console feat(stm32mp1): add stm32_get_boot_interface function refactor(stm32mp1): move stm32_save_boot_interface() fix(stm32mp1): deconfigure UART RX pins feat(stm32_gpio): add a function to reset a pin refactor(stm32mp1): sort compilation flags feat(stm32mp1): add sign-compare warning
show more ...
|
| #
aafff043 |
| 18-Oct-2021 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1): update console management for SP_min
Use stm32mp_uart_console_setup() in SP_min setup. Adapt the function stm32mp_uart_console_setup() for BL32 (no reset, add CONSOLE_FLAG_RUNTIME un
feat(stm32mp1): update console management for SP_min
Use stm32mp_uart_console_setup() in SP_min setup. Adapt the function stm32mp_uart_console_setup() for BL32 (no reset, add CONSOLE_FLAG_RUNTIME under DEBUG.
Change-Id: Ib2d35c8d285dafb680aa218872ad679cbf43d0ed Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
ded5979c |
| 09-Sep-2021 |
Mark Dykes <mark.dykes@arm.com> |
Merge changes from topic "st_fip_fconf" into integration
* changes: feat(plat/st): use FCONF to configure platform feat(fdts): add STM32MP1 fw-config DT files
|
| #
6c7cc938 |
| 09-Sep-2021 |
Mark Dykes <mark.dykes@arm.com> |
Merge changes from topic "st_fip_fconf" into integration
* changes: feat(plat/st): use FIP to load images refactor(plat/st): updates for OP-TEE feat(lib/optee): introduce optee_header_is_valid
Merge changes from topic "st_fip_fconf" into integration
* changes: feat(plat/st): use FIP to load images refactor(plat/st): updates for OP-TEE feat(lib/optee): introduce optee_header_is_valid()
show more ...
|
| #
29332bcd |
| 06-Jul-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(plat/st): use FCONF to configure platform
Add required code to support FCONF on STM32MP1 platform. The new FW_CONFIG DT file will be inside the FIP, and loaded by BL2. It will be used to config
feat(plat/st): use FCONF to configure platform
Add required code to support FCONF on STM32MP1 platform. The new FW_CONFIG DT file will be inside the FIP, and loaded by BL2. It will be used to configure the addresses where to load other binaries. BL2 should be agnostic of which BL32 is in the FIP (OP-TEE or SP_min), so optee_utils.c is always compiled, and some OP-TEE flags are removed.
Change-Id: Id957b49b0117864136250bfc416664f815043ada Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| #
1d204ee4 |
| 19-May-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(plat/st): use FIP to load images
BL2 still uses the STM32 header binary format to be loaded from ROM code. BL32 and BL33 and their respective device tree files are now put together in a FIP fil
feat(plat/st): use FIP to load images
BL2 still uses the STM32 header binary format to be loaded from ROM code. BL32 and BL33 and their respective device tree files are now put together in a FIP file. One DTB is created for each BL. To reduce their sizes, 2 new dtsi file are in charge of removing useless nodes for a given BL. This is done because BL2 and BL32 share the same device tree files base.
The previous way of booting is still available, the compilation flag STM32MP_USE_STM32IMAGE has to be set to 1 in the make command. Some files are duplicated and their names modified with _stm32_ to avoid too much switches in the code.
Change-Id: I1ffada0af58486d4cf6044511b51e56b52269817 Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| #
5d582ff9 |
| 16-Jun-2021 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "refactor(plat/st): avoid fixed DT address" into integration
|
| #
c20b0606 |
| 24-Aug-2020 |
Yann Gautier <yann.gautier@st.com> |
refactor(plat/st): avoid fixed DT address
Device Tree address is now a parameter for dt_open_and_check() function. This will allow better flexibility when introducing PIE and FIP. The fdt pointer is
refactor(plat/st): avoid fixed DT address
Device Tree address is now a parameter for dt_open_and_check() function. This will allow better flexibility when introducing PIE and FIP. The fdt pointer is now only assigned if the given address holds a valid device tree file. This allows removing the fdt_checked variable, as we now check fdt is not null.
Change-Id: I04cbb2fc05c9c711ae1c77d56368dbeb6dd4b01a Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
27d593ad |
| 29-Mar-2021 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge changes from topic "tzc400_stm32mp" into integration
* changes: stm32mp1: add TZC400 interrupt management stm32mp1: use TZC400 macro to describe filters tzc400: add support for interrupts
|
| #
236fc428 |
| 25-Apr-2019 |
Yann Gautier <yann.gautier@st.com> |
stm32mp1: add TZC400 interrupt management
TZC400 is configured to raise an interrupt in case of faulty access. Call the new added tzc400_it_handler, in case this interrupt occurs.
Change-Id: Iaf4fa
stm32mp1: add TZC400 interrupt management
TZC400 is configured to raise an interrupt in case of faulty access. Call the new added tzc400_it_handler, in case this interrupt occurs.
Change-Id: Iaf4fa408a8eff99498042e11e2d6177bad39868c Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
43f7d887 |
| 22-Jul-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "stm32-scmi" into integration
* changes: stm32mp1: SCMI clock and reset service in SP_MIN dts: bindings: stm32mp1: define SCMI clock and reset domain IDs
|
| #
fdaaaeb4 |
| 16-Jul-2020 |
Etienne Carriere <etienne.carriere@st.com> |
stm32mp1: SCMI clock and reset service in SP_MIN
This change implements platform services for stm32mp1 to expose clock and reset controllers over SCMI clock and reset domain protocols in sp_min firm
stm32mp1: SCMI clock and reset service in SP_MIN
This change implements platform services for stm32mp1 to expose clock and reset controllers over SCMI clock and reset domain protocols in sp_min firmware.
Requests execution use a fastcall SMC context using a SiP function ID. The setup allows the create SCMI channels by assigning a specific SiP SMC function ID for each channel/agent identifier defined. In this change, stm32mp1 exposes a single channel and hence expects single agent at a time.
The input payload in copied in secure memory before the message in passed through the SCMI server drivers. BL32/sp_min is invoked for a single SCMI message processing and always returns with a synchronous response message passed back to the caller agent.
This change fixes and updates STM32_COMMON_SIP_NUM_CALLS that was previously wrongly set 4 whereas only 1 SiP SMC function ID was to be counted. STM32_COMMON_SIP_NUM_CALLS is now set to 3 since the 2 added SiP SMC function IDs for SCMI services.
Change-Id: Icb428775856b9aec00538172aea4cf11e609b033 Signed-off-by: Etienne Carriere <etienne.carriere@st.com>
show more ...
|
| #
e7038706 |
| 02-Jul-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge changes from topic "stm32-shres" into integration
* changes: stm32mp1: shared resources: apply registered configuration stm32mp1: shared resources: count GPIOZ bank pins stm32mp1: shared
Merge changes from topic "stm32-shres" into integration
* changes: stm32mp1: shared resources: apply registered configuration stm32mp1: shared resources: count GPIOZ bank pins stm32mp1: shared resources: define resource identifiers
show more ...
|
| #
24cdbb22 |
| 25-Jun-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "stm32mp1: use last page of SYSRAM as SCMI shared memory" into integration
|