Home
last modified time | relevance | path

Searched refs:reg5 (Results 1 – 25 of 33) sorted by relevance

12

/OK3568_Linux_fs/u-boot/board/freescale/ls1043ardb/
H A Dcpld.c33 u8 reg5 = (u8)(reg >> 1); in cpld_set_altbank() local
37 cpld_rev_bit(&reg5); in cpld_set_altbank()
41 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_altbank()
55 u8 reg5 = (u8)(reg >> 1); in cpld_set_defbank() local
58 cpld_rev_bit(&reg5); in cpld_set_defbank()
62 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_defbank()
73 u8 reg5 = (u8)(reg >> 1); in cpld_set_nand() local
76 cpld_rev_bit(&reg5); in cpld_set_nand()
80 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_nand()
89 u8 reg5 = (u8)(reg >> 1); in cpld_set_sd() local
[all …]
/OK3568_Linux_fs/u-boot/board/freescale/ls1046ardb/
H A Dcpld.c33 u8 reg5 = (u8)(reg >> 1); in cpld_set_altbank() local
37 cpld_rev_bit(&reg5); in cpld_set_altbank()
41 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_altbank()
55 u8 reg5 = (u8)(reg >> 1); in cpld_set_defbank() local
58 cpld_rev_bit(&reg5); in cpld_set_defbank()
62 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_defbank()
73 u8 reg5 = (u8)(reg >> 1); in cpld_set_sd() local
76 cpld_rev_bit(&reg5); in cpld_set_sd()
80 CPLD_WRITE(cfg_rcw_src1, reg5); in cpld_set_sd()
/OK3568_Linux_fs/kernel/arch/arm/lib/
H A Dcopy_to_user.S44 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
45 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
64 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
69 str1w \ptr, \reg5, \abort
83 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
84 USERL(\abort, stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8})
H A Dcopy_from_user.S53 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
55 ldr4w \ptr, \reg5, \reg6, \reg7, \reg8, \abort
70 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
71 USERL(\abort, ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8})
86 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
87 stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
H A Dmemcpy.S25 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
26 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
37 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
38 stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
/OK3568_Linux_fs/u-boot/board/freescale/ls2080aqds/
H A Dls2080aqds.c176 u8 reg5; in config_board_mux() local
178 reg5 = QIXIS_READ(brdcfg[5]); in config_board_mux()
182 reg5 = SET_SDHC_MUX_SEL(reg5, PIN_MUX_SEL_SDHC); in config_board_mux()
185 reg5 = SET_SDHC_MUX_SEL(reg5, PIN_MUX_SEL_DSPI); in config_board_mux()
192 QIXIS_WRITE(brdcfg[5], reg5); in config_board_mux()
/OK3568_Linux_fs/u-boot/board/freescale/ls2080ardb/
H A Dls2080ardb.c184 u8 reg5; in config_board_mux() local
186 reg5 = QIXIS_READ(brdcfg[5]); in config_board_mux()
190 reg5 = SET_SDHC_MUX_SEL(reg5, PIN_MUX_SEL_SDHC); in config_board_mux()
193 reg5 = SET_SDHC_MUX_SEL(reg5, PIN_MUX_SEL_DSPI); in config_board_mux()
200 QIXIS_WRITE(brdcfg[5], reg5); in config_board_mux()
/OK3568_Linux_fs/external/mpp/mpp/hal/vpu/jpegd/
H A Dhal_jpegd_vdpu1.c182 reg->reg5.sw_strm0_start_bit = bit_pos_in_byte; in jpegd_set_stream_offset()
189 reg->reg5.sw_jpeg_stream_all = 1; in jpegd_set_stream_offset()
207 reg->reg5.sw_cb_ac_vlctable = s->ac_index[1]; in jpegd_set_chroma_table_id()
208 reg->reg5.sw_cr_ac_vlctable = s->ac_index[2]; in jpegd_set_chroma_table_id()
211 reg->reg5.sw_cb_ac_vlctable = 0; in jpegd_set_chroma_table_id()
213 reg->reg5.sw_cb_ac_vlctable = 1; in jpegd_set_chroma_table_id()
216 reg->reg5.sw_cr_ac_vlctable = 0; in jpegd_set_chroma_table_id()
218 reg->reg5.sw_cr_ac_vlctable = 1; in jpegd_set_chroma_table_id()
223 reg->reg5.sw_cb_dc_vlctable = s->dc_index[1]; in jpegd_set_chroma_table_id()
224 reg->reg5.sw_cr_dc_vlctable = s->dc_index[2]; in jpegd_set_chroma_table_id()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/8390/
H A Dwd.c204 unsigned char reg5 = inb(ioaddr+5); in wd_probe1() local
213 dev->mem_start = ((reg5 & 0x1c) + 0xc0) << 12; in wd_probe1()
214 dev->irq = (reg5 & 0xe0) == 0xe0 ? 10 : (reg5 >> 5) + 1; in wd_probe1()
378 ei_status.reg5 = ((dev->mem_start>>19) & 0x1f) | NIC16; in wd_open()
381 outb(ei_status.reg5, ioaddr+WD_CMDREG5); in wd_open()
420 outb(ISA16 | ei_status.reg5, wd_cmdreg+WD_CMDREG5); in wd_get_8390_hdr()
457 outb(ei_status.reg5, wd_cmdreg+WD_CMDREG5); in wd_block_input()
470 outb(ISA16 | ei_status.reg5, wd_cmdreg+WD_CMDREG5); in wd_block_output()
472 outb(ei_status.reg5, wd_cmdreg+WD_CMDREG5); in wd_block_output()
489 outb(ei_status.reg5, wd_cmdreg + WD_CMDREG5 ); in wd_close()
H A D8390.h99 unsigned char reg5; /* Register '5' in a WD8013 */ member
/OK3568_Linux_fs/kernel/arch/s390/include/asm/
H A Dap.h311 register unsigned long reg5 asm ("5") = psmid & 0xffffffff; in ap_nqap()
317 : "d" (reg4), "d" (reg5) in ap_nqap()
348 register unsigned long reg5 asm("5") = (unsigned long) length; in ap_dqap()
357 "+d" (reg4), "+d" (reg5), "+d" (reg6), "+d" (reg7) in ap_dqap()
H A Dpage.h61 register unsigned long reg5 asm ("5") = 0xb0001000; in copy_page()
64 : "+d" (reg2), "+d" (reg3), "+d" (reg4), "+d" (reg5) in copy_page()
/OK3568_Linux_fs/kernel/arch/s390/kernel/
H A Dcpcmd.c45 register unsigned long reg5 asm ("5") = _rlen; in diag8_response()
52 : "+d" (reg4), "+d" (reg5) in diag8_response()
54 *rlen = reg5; in diag8_response()
/OK3568_Linux_fs/kernel/arch/m68k/atari/
H A Ddebug.c219 int clksrc, clkmode, div, reg3, reg5; in atari_init_scc_port() local
240 reg5 = (cflag & CSIZE) == CS8 ? 0x60 : 0x20 | 0x82 /* assert DTR/RTS */; in atari_init_scc_port()
248 SCC_WRITE(5, reg5); in atari_init_scc_port()
258 SCC_WRITE(5, reg5 | 8); in atari_init_scc_port()
/OK3568_Linux_fs/u-boot/board/freescale/p2041rdb/
H A Dcpld.c52 u8 reg5 = CPLD_READ(sw_ctl_on); in __cpld_set_altbank() local
54 CPLD_WRITE(sw_ctl_on, reg5 | CPLD_SWITCH_BANK_ENABLE); in __cpld_set_altbank()
/OK3568_Linux_fs/u-boot/arch/arm/lib/
H A Dmemcpy.S27 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
28 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
39 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
40 stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
/OK3568_Linux_fs/kernel/sound/soc/codecs/
H A Dwm9081.c549 u16 reg1, reg4, reg5; in wm9081_set_fll() local
571 reg5 = snd_soc_component_read(component, WM9081_FLL_CONTROL_5); in wm9081_set_fll()
572 reg5 &= ~WM9081_FLL_CLK_SRC_MASK; in wm9081_set_fll()
576 reg5 |= 0x1; in wm9081_set_fll()
613 reg5 &= ~WM9081_FLL_CLK_REF_DIV_MASK; in wm9081_set_fll()
614 reg5 |= fll_div.fll_clk_ref_div << WM9081_FLL_CLK_REF_DIV_SHIFT; in wm9081_set_fll()
615 snd_soc_component_write(component, WM9081_FLL_CONTROL_5, reg5); in wm9081_set_fll()
H A Dwm8993.c471 u16 reg1, reg4, reg5; in _wm8993_set_fll() local
497 reg5 = snd_soc_component_read(component, WM8993_FLL_CONTROL_5); in _wm8993_set_fll()
498 reg5 &= ~WM8993_FLL_CLK_SRC_MASK; in _wm8993_set_fll()
505 reg5 |= 1; in _wm8993_set_fll()
509 reg5 |= 2; in _wm8993_set_fll()
540 reg5 &= ~WM8993_FLL_CLK_REF_DIV_MASK; in _wm8993_set_fll()
541 reg5 |= fll_div.fll_clk_ref_div << WM8993_FLL_CLK_REF_DIV_SHIFT; in _wm8993_set_fll()
542 snd_soc_component_write(component, WM8993_FLL_CONTROL_5, reg5); in _wm8993_set_fll()
H A Dcx2072x.c694 union cx2072x_reg_i2spcm_ctrl_reg5 reg5; in cx2072x_config_i2spcm() local
835 reg5.r.i2s_pcm_clk_div_chan_en = 0; in cx2072x_config_i2spcm()
849 reg5.r.i2s_pcm_clk_div = (u32)div - 1; in cx2072x_config_i2spcm()
850 reg5.r.i2s_pcm_clk_div_chan_en = 1; in cx2072x_config_i2spcm()
860 regmap_write(cx2072x->regmap, CX2072X_I2SPCM_CONTROL5, reg5.ulval); in cx2072x_config_i2spcm()
H A Des8326.c306 u8 reg5; member
526 coeff_div[coeff].reg5); in es8326_pcm_hw_params()
/OK3568_Linux_fs/kernel/drivers/video/fbdev/
H A Dvalkyriefb.h70 struct vpreg reg5; member
/OK3568_Linux_fs/external/mpp/mpp/hal/vpu/vp8d/
H A Dhal_vp8d_vdpu1.c278 regs->reg5.sw_strm1_start_bit = pic_param->stream_start_bit; in hal_vp8d_dct_partition_cfg()
322 regs->reg5.sw_strm0_start_bit = byte_offset * 8; in hal_vp8d_dct_partition_cfg()
569 regs->reg5.sw_boolean_value = pic_param->bool_value; in hal_vp8d_vdpu1_gen_regs()
570 regs->reg5.sw_boolean_range = pic_param->bool_range; in hal_vp8d_vdpu1_gen_regs()
H A Dhal_vp8d_vdpu1_reg.h122 } reg5; member
/OK3568_Linux_fs/kernel/arch/sparc/lib/
H A Dcopy_page.S38 #define TOUCH(reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7) \ argument
41 fsrc2 %reg4, %f56; fsrc2 %reg5, %f58; \
/OK3568_Linux_fs/kernel/drivers/net/ethernet/adaptec/
H A Dstarfire.c1618 u16 reg0, reg1, reg4, reg5; in netdev_media_change() local
1634 reg5 = mdio_read(dev, np->phys[0], MII_LPA); in netdev_media_change()
1635 if (reg4 & ADVERTISE_100FULL && reg5 & LPA_100FULL) { in netdev_media_change()
1638 } else if (reg4 & ADVERTISE_100HALF && reg5 & LPA_100HALF) { in netdev_media_change()
1641 } else if (reg4 & ADVERTISE_10FULL && reg5 & LPA_10FULL) { in netdev_media_change()

12