Home
last modified time | relevance | path

Searched refs:SVC_MODE (Results 1 – 25 of 27) sorted by relevance

12

/OK3568_Linux_fs/kernel/arch/arm/kernel/
H A Dkgdb.c161 .cpsr_val = SVC_MODE,
169 .cpsr_val = PSR_T_BIT | SVC_MODE,
177 .cpsr_val = SVC_MODE,
185 .cpsr_val = PSR_T_BIT | SVC_MODE,
H A Dentry-header.S180 eor \rtemp, \rtemp, #(SVC_MODE ^ SYSTEM_MODE)
186 eor \rtemp, \rtemp, #(SVC_MODE ^ SYSTEM_MODE)
192 eor \rtemp, \rtemp, #(SVC_MODE ^ SYSTEM_MODE)
198 eor \rtemp, \rtemp, #(SVC_MODE ^ SYSTEM_MODE)
H A Dentry-armv.S315 ARM( msr cpsr_c, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
316 THUMB( mov r0, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
329 ARM( msr cpsr_c, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
330 THUMB( mov r0, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
1019 eor r0, r0, #(\mode ^ SVC_MODE | PSR_ISETSTATE)
H A Dtcm.c249 .cpsr_val = SVC_MODE,
H A Dprocess.c257 childregs->ARM_cpsr = SVC_MODE; in copy_thread()
H A Dtraps.c453 if (processor_mode(regs) == SVC_MODE) { in do_undefinstr()
/OK3568_Linux_fs/kernel/arch/arm/common/
H A Dfiq_glue.S67 cmp r4, #(SVC_MODE | PSR_I_BIT | PSR_F_BIT)
74 THUMB( mov r6, #(SVC_MODE | PSR_I_BIT | PSR_F_BIT) )
76 ARM( msr cpsr_c, #(SVC_MODE | PSR_I_BIT | PSR_F_BIT) )
H A Dsecure_cntvoff.S30 cps #SVC_MODE
/OK3568_Linux_fs/kernel/arch/arm/vfp/
H A Dvfpmodule.c673 .cpsr_val = SVC_MODE,
679 .cpsr_val = SVC_MODE,
685 .cpsr_val = SVC_MODE | PSR_T_BIT,
691 .cpsr_val = SVC_MODE | PSR_T_BIT,
697 .cpsr_val = SVC_MODE,
766 .cpsr_val = SVC_MODE,
/OK3568_Linux_fs/kernel/arch/arm/include/uapi/asm/
H A Dptrace.h54 #define SVC_MODE 0x00000000 macro
57 #define SVC_MODE 0x00000013 macro
/OK3568_Linux_fs/kernel/arch/arm/probes/kprobes/
H A Dcore.c441 .cpsr_val = SVC_MODE,
449 .cpsr_val = SVC_MODE,
459 .cpsr_val = SVC_MODE,
/OK3568_Linux_fs/kernel/arch/arm/include/asm/
H A Dassembler.h102 msr cpsr_c, #PSR_I_BIT | SVC_MODE
106 msr cpsr_c, #SVC_MODE
358 orr \reg , \reg , #PSR_I_BIT | PSR_F_BIT | SVC_MODE
373 setmode PSR_F_BIT | PSR_I_BIT | SVC_MODE, \reg
H A Dvirt.h43 #define __boot_cpu_mode (SVC_MODE)
H A Dperf_event.h22 (regs)->ARM_cpsr = SVC_MODE; \
/OK3568_Linux_fs/kernel/arch/arm/mach-iop32x/
H A Dcp6.c31 .cpsr_val = SVC_MODE,
/OK3568_Linux_fs/kernel/drivers/soc/rockchip/fiq_debugger/
H A Dfiq_debugger_arm.c29 case SVC_MODE: return "SVC"; in mode_name()
157 mode == SVC_MODE ? '*' : ' ', in fiq_debugger_dump_allregs()
/OK3568_Linux_fs/kernel/arch/arm/mach-s3c/
H A Dsleep-s3c24xx.S42 mov r0, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
H A Dsleep-s3c64xx.S40 msr cpsr_c, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
/OK3568_Linux_fs/kernel/arch/arm/mach-rockchip/
H A Dsleep.S20 setmode PSR_I_BIT | PSR_F_BIT | SVC_MODE, r1 @ set svc, irqs off
H A Drv1106_sleep.S92 setmode PSR_I_BIT | PSR_F_BIT | SVC_MODE, r1 @ set svc, irqs off
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/proc-armv/
H A Dprocessor.h38 #define INIT_CSS (struct context_save_struct){ SVC_MODE, 0, 0, 0, 0, 0, 0, 0, 0, 0 }
H A Dptrace.h53 #define SVC_MODE 0x13 macro
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/arm/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/arm-none-linux-gnueabihf/libc/usr/include/asm/
H A Dptrace.h49 #define SVC_MODE 0x00000013 macro
/OK3568_Linux_fs/kernel/arch/arm/mm/
H A Dproc-xsc3.S107 mov r1, #PSR_F_BIT|PSR_I_BIT|SVC_MODE
448 mov r0, #PSR_F_BIT|PSR_I_BIT|SVC_MODE
/OK3568_Linux_fs/u-boot/arch/arm/cpu/armv7/
H A Dnonsec_virt.S79 mov r6, #SVC_MODE @ default mode is SVC

12