Home
last modified time | relevance | path

Searched refs:index (Results 76 – 100 of 164) sorted by relevance

1234567

/rk3399_ARM-atf/services/std_svc/spmd/
H A Dspmd_logical_sp.c64 for (uint32_t index = 0U; index < SPMD_LP_DESCS_COUNT; index++) { in el3_spmd_sp_desc_validate() local
65 struct spmd_lp_desc *lp_desc = &lp_array[index]; in el3_spmd_sp_desc_validate()
113 for (uint32_t inner_idx = index + 1; in el3_spmd_sp_desc_validate()
244 for (uint16_t index = 0; index < SPMD_LP_DESCS_COUNT; ++index) { in spmd_fill_lp_info_array() local
245 struct spmd_lp_desc *lp = &lp_array[index]; in spmd_fill_lp_info_array()
/rk3399_ARM-atf/plat/nxp/soc-ls1028a/
H A Dsoc.c259 int index = 1; in soc_mem_access() local
269 index = populate_tzc400_reg_list(tzc400_reg_list, in soc_mem_access()
270 dram_idx, index, in soc_mem_access()
276 mem_access_setup(NXP_TZC_ADDR, index, tzc400_reg_list); in soc_mem_access()
/rk3399_ARM-atf/plat/imx/imx8ulp/xrdc/
H A Dxrdc_core.c122 static int xrdc_config_pac(uint32_t pac, uint32_t index, uint32_t dxacp) in xrdc_config_pac() argument
132 if (pac == XRDC_MGR_PAC_ID && index == XRDC_MGR_PAC_SLOT) { in xrdc_config_pac()
136 w0_addr = XRDC_ADDR + 0x1000 + 0x400 * pac + 0x8 * index; in xrdc_config_pac()
146 static int xrdc_config_msc(uint32_t msc, uint32_t index, uint32_t dxacp) in xrdc_config_msc() argument
155 w0_addr = XRDC_ADDR + 0x4000 + 0x400 * msc + 0x8 * index; in xrdc_config_msc()
/rk3399_ARM-atf/drivers/nxp/ddr/phy-gen2/
H A Dmessages.h12 uint32_t index; member
/rk3399_ARM-atf/docs/design/
H A Dpsci-pd-tree.rst125 unique number (core index) between ``0`` and ``PLAT_CORE_COUNT - 1`` to each core
129 ``plat_core_pos_by_mpidr(mpidr)`` will return the core index for the core
136 index for the calling core. This API provides a more lightweight mechanism to get
137 the index since there is no need to validate the MPIDR of the calling core.
140 such that, if the core nodes are numbered from left to right, then the index
141 for a core domain will be the same as the index returned by
144 (requirement 4.) during ``psci_setup()`` in such an order that the index of the
152 a core index should remain unchanged. Both Juno and FVP use a simple collision
163 #. Implement more complex logic to convert a valid MPIDR to a core index while
173 allow use of a simpler logic to convert an MPIDR to a core index.
[all …]
/rk3399_ARM-atf/tools/marvell/doimage/
H A Ddoimage.c806 int index; in format_sec_ext() local
825 for (index = 0; index < (CSK_ARR_SZ + 1); index++) { in format_sec_ext()
827 mbedtls_pk_context *pk_ctx = (index == CSK_ARR_SZ) ? in format_sec_ext()
829 &opts.sec_opts->csk_pk[index]; in format_sec_ext()
830 char *fname = (index == CSK_ARR_SZ) ? in format_sec_ext()
832 opts.sec_opts->csk_key_file[index]; in format_sec_ext()
833 uint8_t *out_der_key = (index == CSK_ARR_SZ) ? in format_sec_ext()
835 sec_ext.csk_keys[index]; in format_sec_ext()
843 if (opts.sec_opts->csk_index == index) { in format_sec_ext()
846 index, CSK_ARR_EMPTY_FILE); in format_sec_ext()
[all …]
/rk3399_ARM-atf/plat/qemu/qemu_sbsa/
H A Dsbsa_platform.c451 struct platform_cpu_data sbsa_platform_cpu_node(uint64_t index) in sbsa_platform_cpu_node() argument
453 return dynamic_platform_info.cpu[index]; in sbsa_platform_cpu_node()
456 struct platform_memory_data sbsa_platform_memory_node(uint64_t index) in sbsa_platform_memory_node() argument
458 return dynamic_platform_info.memory[index]; in sbsa_platform_memory_node()
/rk3399_ARM-atf/plat/brcm/board/stingray/src/
H A Diommu.c306 static void arm_smmu_smr_cfg(struct arm_smmu_device *smmu, uint32_t index) in arm_smmu_smr_cfg() argument
308 uint32_t idx = smmu->cfg[index].cbndx; in arm_smmu_smr_cfg()
309 struct arm_smmu_smr *smr = &smmu->smr[index]; in arm_smmu_smr_cfg()
319 static void arm_smmu_s2cr_cfg(struct arm_smmu_device *smmu, uint32_t index) in arm_smmu_s2cr_cfg() argument
321 uint32_t idx = smmu->cfg[index].cbndx; in arm_smmu_s2cr_cfg()
322 struct arm_smmu_s2cr *s2cr = &smmu->s2cr[index]; in arm_smmu_s2cr_cfg()
/rk3399_ARM-atf/plat/marvell/armada/a8k/common/
H A Dplat_pm.c35 #define MVEBU_GPIO_MASK(index) (1 << (index % 32)) argument
36 #define MVEBU_MPP_MASK(index) (0xF << (4 * (index % 8))) argument
37 #define MVEBU_GPIO_VALUE(index, value) (value << (index % 32)) argument
/rk3399_ARM-atf/plat/mediatek/drivers/thermal/inc/
H A Dthermal_lvts.h39 #define GET_CAL_BITMASK(lvts_data, index, h, l) \ argument
40 ((index < lvts_data->num_efuse_addr) \
41 ? ((lvts_data->efuse[index] & GENMASK(h, l)) >> l) \
/rk3399_ARM-atf/plat/st/stm32mp1/
H A Dstm32mp1_usb_dfu.c324 static uint8_t *stm32mp1_get_usr_desc(uint8_t index, uint16_t *length) in stm32mp1_get_usr_desc() argument
326 if (index >= ARRAY_SIZE(if_desc_string)) { in stm32mp1_get_usr_desc()
330 stm32mp1_get_string(if_desc_string[index], usb_str_dec, length); in stm32mp1_get_usr_desc()
/rk3399_ARM-atf/plat/st/stm32mp2/
H A Dstm32mp2_usb_dfu.c296 static uint8_t *stm32mp2_get_usr_desc(uint8_t index, uint16_t *length) in stm32mp2_get_usr_desc() argument
298 if (index >= ARRAY_SIZE(if_desc_string)) { in stm32mp2_get_usr_desc()
302 stm32mp2_get_string(if_desc_string[index], usb_str_dec, length); in stm32mp2_get_usr_desc()
/rk3399_ARM-atf/drivers/renesas/common/ddr/ddr_b/
H A Dboot_init_dram.c2632 uint32_t ch, index; in set_term_code() local
2647 index = 0; in set_term_code()
2649 if (termcode_by_sample[index][0] == 0xffffffff) { in set_term_code()
2652 if ((termcode_by_sample[index][0] == chip_id[0]) && in set_term_code()
2653 (termcode_by_sample[index][1] == chip_id[1])) { in set_term_code()
2654 term_code = termcode_by_sample[index][2]; in set_term_code()
2658 index++; in set_term_code()
2662 for (index = 0; index < _reg_PHY_PAD_TERM_X_NUM; index++) { in set_term_code()
2665 _reg_PHY_PAD_TERM_X[index]); in set_term_code()
2667 ddr_setval_ach(_reg_PHY_PAD_TERM_X[index], data_l); in set_term_code()
[all …]
/rk3399_ARM-atf/plat/marvell/armada/a8k/common/include/
H A Da8k_plat_def.h82 #define MVEBU_MCI_REG_BASE_REMAP(index) (0xFD000000 + \ argument
83 ((index) * 0x1000000))
/rk3399_ARM-atf/plat/mediatek/drivers/spm/
H A Dmt_spm_stats.h41 uint32_t index, uint32_t type);
/rk3399_ARM-atf/include/export/lib/bl_aux_params/
H A Dbl_aux_params_exp.h81 uint32_t index; member
/rk3399_ARM-atf/include/drivers/
H A Dufs.h434 uint8_t index; member
444 uint8_t index; member
454 uint8_t index; member
583 void ufs_read_desc(int idn, int index, uintptr_t buf, size_t size);
584 void ufs_write_desc(int idn, int index, uintptr_t buf, size_t size);
/rk3399_ARM-atf/plat/mediatek/lib/system_reset/
H A Dreset_cros.c30 gpio_set_value(gpio_reset->index, gpio_reset->polarity); in mtk_system_reset_cros()
/rk3399_ARM-atf/docs/threat_model/
H A Dindex.rst12 firmware_threat_model/index
/rk3399_ARM-atf/plat/intel/soc/common/soc/
H A Dsocfpga_mailbox.c26 uint8_t *index);
28 static inline void mailbox_free_resp_desc(uint8_t index);
31 uint8_t *index);
259 mailbox_resp_ctr.index; in mailbox_read_response_async()
278 mailbox_resp_ctr.payload->data[mailbox_resp_ctr.index] = resp_data; in mailbox_read_response_async()
279 mailbox_resp_ctr.index++; in mailbox_read_response_async()
325 mailbox_resp_ctr.index = 0; in mailbox_read_response_async()
863 static sdm_response_t *mailbox_get_resp_desc_cid(uint8_t client_id, uint8_t *index) in mailbox_get_resp_desc_cid() argument
870 *index = count; in mailbox_get_resp_desc_cid()
894 static sdm_response_t *mailbox_get_resp_desc(uint8_t client_id, uint8_t job_id, uint8_t *index) in mailbox_get_resp_desc() argument
[all …]
/rk3399_ARM-atf/include/lib/xlat_tables/
H A Dxlat_tables_defs.h155 #define MAIR_ATTR_SET(attr, index) ((attr) << ((index) << 3)) argument
/rk3399_ARM-atf/docs/security_advisories/
H A Dsecurity-advisory-tfv-1.rst142 while (mmap[index].mem_size) {
143 if ((mem_base >= mmap[index].mem_base) &&
145 <= (mmap[index].mem_base +
146 mmap[index].mem_size)))
149 index++;
/rk3399_ARM-atf/drivers/ufs/
H A Dufs.c527 uint8_t index, uint8_t sel, in ufs_prepare_query() argument
546 query_upiu->ts.desc.index = index; in ufs_prepare_query()
730 static void ufs_query(uint8_t op, uint8_t idn, uint8_t index, uint8_t sel, in ufs_query() argument
750 ufs_prepare_query(&utrd, op, idn, index, sel, buf, size); in ufs_query()
813 void ufs_read_desc(int idn, int index, uintptr_t buf, size_t size) in ufs_read_desc() argument
815 ufs_query(QUERY_READ_DESC, idn, index, 0, buf, size); in ufs_read_desc()
818 void ufs_write_desc(int idn, int index, uintptr_t buf, size_t size) in ufs_write_desc() argument
820 ufs_query(QUERY_WRITE_DESC, idn, index, 0, buf, size); in ufs_write_desc()
/rk3399_ARM-atf/drivers/st/pmic/
H A Dstpmic2.c308 size_t index; in stpmic2_regulator_set_voltage() local
317 index = voltage_to_index(regul, millivolts); in stpmic2_regulator_set_voltage()
318 if (index == VOLTAGE_INDEX_INVALID) { in stpmic2_regulator_set_voltage()
323 index << regul->volt_shift, in stpmic2_regulator_set_voltage()
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/drivers/mce/
H A Dari.c547 void ari_misc_ccplex(uint32_t ari_base, uint32_t index, uint32_t value) in ari_misc_ccplex() argument
554 if ((index > TEGRA_ARI_MISC_CCPLEX_EDBGREQ) || in ari_misc_ccplex()
555 ((index == TEGRA_ARI_MISC_CCPLEX_CORESIGHT_CG_CTRL) && in ari_misc_ccplex()
562 (uint32_t)TEGRA_ARI_MISC_CCPLEX, index, value); in ari_misc_ccplex()

1234567