| /rk3399_ARM-atf/plat/mediatek/drivers/apusys/mt8188/ |
| H A D | apusys_rv_pwr_ctrl.h | 24 #define APU_MBOX(i) (((i) < MBOX_NUM) ? (APU_MBOX0 + MBOX_SIZE * (i)) : \ argument
25 (APU_MBOX1 + MBOX_SIZE * ((i) - MBOX_NUM)))
26 #define APU_MBOX_FUNC_CFG(i) (APU_MBOX(i) + MBOX_FUNC_CFG) argument
27 #define APU_MBOX_DOMAIN_CFG(i) (APU_MBOX(i) + MBOX_DOMAIN_CFG) argument
|
| /rk3399_ARM-atf/drivers/nxp/ddr/nxp-ddr/ |
| H A D | regs.c | 30 static void cal_csn_config(int i, in cal_csn_config() argument
38 const unsigned int ap_n_en = popts->cs_odt[i].auto_precharge; in cal_csn_config()
39 const unsigned int odt_rd_cfg = popts->cs_odt[i].odt_rd_cfg; in cal_csn_config()
40 const unsigned int odt_wr_cfg = popts->cs_odt[i].odt_wr_cfg; in cal_csn_config()
46 if (i == 0) { in cal_csn_config()
59 regs->cs[i].config = ((cs_n_en & 0x1) << 31) | in cal_csn_config()
69 debug("cs%d\n", i); in cal_csn_config()
70 debug(" _config = 0x%x\n", regs->cs[i].config); in cal_csn_config()
448 int i; in cal_ddr_sdram_cfg() local
470 for (i = 0; i < DDRC_NUM_CS; i++) { in cal_ddr_sdram_cfg()
[all …]
|
| /rk3399_ARM-atf/plat/arm/board/fvp/ |
| H A D | fvp_spmd_logical_sp.c | 59 for (uint16_t i = 0; i < num_partitions; i++) { in fvp_get_partition_info() local
61 if (!ffa_partition_info_regs_get_part_info(&ret, i, &part_info[i])) in fvp_get_partition_info()
63 INFO("\tPartition ID: 0x%x\n", part_info[i].ep_id); in fvp_get_partition_info()
64 INFO("\tvCPU count:0x%x\n", part_info[i].execution_ctx_count); in fvp_get_partition_info()
65 INFO("\tProperties: 0x%x\n", part_info[i].properties); in fvp_get_partition_info()
66 INFO("\tUUID: 0x%x 0x%x 0x%x 0x%x\n", part_info[i].uuid[0], in fvp_get_partition_info()
67 part_info[i].uuid[1], part_info[i].uuid[2], in fvp_get_partition_info()
68 part_info[i].uuid[3]); in fvp_get_partition_info()
|
| /rk3399_ARM-atf/plat/xilinx/zynqmp/ |
| H A D | plat_psci.c | 80 for (size_t i = 0; i <= PLAT_MAX_PWR_LVL; i++) { in zynqmp_pwr_domain_off() local
82 __func__, i, target_state->pwr_domain_state[i]); in zynqmp_pwr_domain_off()
110 for (size_t i = 0; i <= PLAT_MAX_PWR_LVL; i++) { in zynqmp_pwr_domain_suspend() local
112 __func__, i, target_state->pwr_domain_state[i]); in zynqmp_pwr_domain_suspend()
131 for (size_t i = 0; i <= PLAT_MAX_PWR_LVL; i++) { in zynqmp_pwr_domain_on_finish() local
133 __func__, i, target_state->pwr_domain_state[i]); in zynqmp_pwr_domain_on_finish()
148 for (size_t i = 0; i <= PLAT_MAX_PWR_LVL; i++) { in zynqmp_pwr_domain_suspend_finish() local
150 __func__, i, target_state->pwr_domain_state[i]); in zynqmp_pwr_domain_suspend_finish()
|
| /rk3399_ARM-atf/plat/intel/soc/common/ |
| H A D | socfpga_psci.c | 104 for (size_t i = 0; i <= PLAT_MAX_PWR_LVL; i++) in socfpga_pwr_domain_off() local
106 __func__, i, target_state->pwr_domain_state[i]); in socfpga_pwr_domain_off()
127 for (size_t i = 0; i <= PLAT_MAX_PWR_LVL; i++) in socfpga_pwr_domain_suspend() local
129 __func__, i, target_state->pwr_domain_state[i]); in socfpga_pwr_domain_suspend()
144 for (size_t i = 0; i <= PLAT_MAX_PWR_LVL; i++) in socfpga_pwr_domain_on_finish() local
146 __func__, i, target_state->pwr_domain_state[i]); in socfpga_pwr_domain_on_finish()
175 for (size_t i = 0; i <= PLAT_MAX_PWR_LVL; i++) in socfpga_pwr_domain_suspend_finish() local
177 __func__, i, target_state->pwr_domain_state[i]); in socfpga_pwr_domain_suspend_finish()
|
| /rk3399_ARM-atf/drivers/arm/mhu/ |
| H A D | mhu_wrapper_v2_x.c | 92 uint32_t i; in clear_and_wait_for_next_signal() local
95 for (i = 0; i < num_channels; ++i) { in clear_and_wait_for_next_signal()
96 err = mhu_v2_x_channel_clear(dev, i); in clear_and_wait_for_next_signal()
120 uint32_t num_channels, i; in mhu_init_receiver() local
134 for (i = 0; i < (num_channels - 1); ++i) { in mhu_init_receiver()
135 err = mhu_v2_x_channel_mask_set(&MHU1_SEH_DEV, i, UINT32_MAX); in mhu_init_receiver()
169 uint32_t i; in mhu_send_data() local
190 for (i = 0; i < size; i += 4) { in mhu_send_data()
243 uint32_t i; in mhu_receive_data() local
274 for (i = 0; i < message_len; i += 4) { in mhu_receive_data()
[all …]
|
| /rk3399_ARM-atf/drivers/nxp/ddr/s32cc/ |
| H A D | ddr_init.c | 170 size_t i; in load_register_cfg_16() local
172 for (i = 0; i < size; i++) { in load_register_cfg_16()
173 mmio_write_16((uintptr_t)cfg[i].addr, cfg[i].data); in load_register_cfg_16()
182 size_t i; in load_register_cfg() local
184 for (i = 0; i < size; i++) { in load_register_cfg()
185 mmio_write_32((uintptr_t)cfg[i].addr, cfg[i].data); in load_register_cfg()
194 size_t i; in load_dq_cfg() local
196 for (i = 0; i < size; i++) { in load_dq_cfg()
197 mmio_write_32((uintptr_t)cfg[i].addr, cfg[i].data); in load_dq_cfg()
208 size_t i; in load_phy_image() local
[all …]
|
| /rk3399_ARM-atf/drivers/renesas/rcar/qos/H3/ |
| H A D | qos_init_h3_v11.c | 126 uint32_t i; in qos_init_h3_v11() local
128 for (i = 0U; i < ARRAY_SIZE(mstat_fix); i++) { in qos_init_h3_v11()
129 io_write_64(QOSBW_FIX_QOS_BANK0 + i * 8, mstat_fix[i]); in qos_init_h3_v11()
130 io_write_64(QOSBW_FIX_QOS_BANK1 + i * 8, mstat_fix[i]); in qos_init_h3_v11()
132 for (i = 0U; i < ARRAY_SIZE(mstat_be); i++) { in qos_init_h3_v11()
133 io_write_64(QOSBW_BE_QOS_BANK0 + i * 8, mstat_be[i]); in qos_init_h3_v11()
134 io_write_64(QOSBW_BE_QOS_BANK1 + i * 8, mstat_be[i]); in qos_init_h3_v11()
|
| /rk3399_ARM-atf/plat/arm/board/tc/ |
| H A D | rse_ap_tests.c | 34 size_t i; in run_tests() local
51 for (i = 0; i < ARRAY_SIZE(test_suites); ++i) { in run_tests()
52 struct test_suite_t *suite = &(test_suites[i]); in run_tests()
68 size_t i; in run_platform_tests() local
86 for (i = 0; i < ARRAY_SIZE(test_suites); ++i) { in run_platform_tests()
88 struct test_suite_t *suite = &(test_suites[i]); in run_platform_tests()
|
| /rk3399_ARM-atf/drivers/brcm/spi/ |
| H A D | iproc_qspi.c | 175 uint32_t i; in mspi_xfer() local
186 for (i = 0; i < queues; i++) in mspi_xfer()
188 (i << 2), mode | CDRAM_CONT); in mspi_xfer()
191 for (i = 0; i < chunk; i++) in mspi_xfer()
195 (i << 2), tx[i]); in mspi_xfer()
204 for (i = 0; i < chunk; i++) { in mspi_xfer()
206 (i << 2), mode | CDRAM_CONT); in mspi_xfer()
210 (i << 3), tx[i]); in mspi_xfer()
253 for (i = 0; i < chunk; i++) { in mspi_xfer()
254 rx[i] = mmio_read_32(priv->mspi_hw + in mspi_xfer()
[all …]
|
| /rk3399_ARM-atf/drivers/nxp/sfp/ |
| H A D | fuse_prov.c | 46 int i; in write_fuses() local
49 for (i = 0; i < len; i++) { in write_fuses()
50 if (sfp_read32(&fuse_addr[i]) != 0) { in write_fuses()
56 for (i = 0; i < len; i++) { in write_fuses()
57 sfp_write32(&fuse_addr[i], fuse_hdr_val[i]); in write_fuses()
61 for (i = 0; i < len; i++) { in write_fuses()
62 if (sfp_read32(&fuse_addr[i]) != fuse_hdr_val[i]) { in write_fuses()
93 int i, ret = 0; in prog_oemuid() local
95 for (i = 0; i < 5; i++) { in prog_oemuid()
97 if (((fuse_hdr->flags >> (FLAG_OUID0_SHIFT + i)) & 0x1) != 0) { in prog_oemuid()
[all …]
|
| /rk3399_ARM-atf/plat/mediatek/drivers/rng/mt8186/ |
| H A D | rng_plat.c | 87 for (int i = 0; i < ARRAY_SIZE(seed); i++) { in trng_prng() local
94 seed[i] = mmio_read_32(TRNG_DATA); in trng_prng()
107 for (int i = 0; i < ARRAY_SIZE(seed); i++) in trng_prng() local
108 rand[i] = seed[i]; in trng_prng()
125 for (int i = 0; i < num; i++) in get_true_rnd() local
126 val[i] = rand[i]; in get_true_rnd()
|
| /rk3399_ARM-atf/plat/mediatek/drivers/apusys/mt8196/ |
| H A D | apusys_rv_pwr_ctrl.h | 57 #define APU_MBOX(i) (APU_MBOX0 + 0x10000 * i) argument
59 #define APU_MBOX_FUNC_CFG(i) (APU_MBOX(i) + MBOX_FUNC_CFG) argument
60 #define APU_MBOX_DOMAIN_CFG(i) (APU_MBOX(i) + MBOX_DOMAIN_CFG) argument
61 #define APU_MBOX_WKUP_CFG(i) (APU_MBOX(i) + MBOX_WKUP_CFG) argument
81 #define APU_MBOX_OFFSET(i) (0x10000 * i) argument
|
| /rk3399_ARM-atf/drivers/nxp/csu/ |
| H A D | csu.c | 20 int i; in enable_layerscape_ns_access() local
22 for (i = 0; i < num; i++) { in enable_layerscape_ns_access()
23 reg = base + csu_ns_dev[i].ind / 2U; in enable_layerscape_ns_access()
25 if (csu_ns_dev[i].ind % 2U == 0U) { in enable_layerscape_ns_access()
27 val |= csu_ns_dev[i].val << 16U; in enable_layerscape_ns_access()
30 val |= csu_ns_dev[i].val; in enable_layerscape_ns_access()
|
| /rk3399_ARM-atf/plat/mediatek/drivers/ptp3/ |
| H A D | ptp3_common.c | 17 unsigned int i, addr, value; in ptp3_init() local
28 for (i = 0; i < NR_PTP3_CFG2_DATA; i++) { in ptp3_init()
29 addr = ptp3_cfg2[i][PTP3_CFG_ADDR] + PTP3_CORE_OFT(core); in ptp3_init()
30 value = ptp3_cfg2[i][PTP3_CFG_VALUE]; in ptp3_init()
35 for (i = 0; i < NR_PTP3_CFG2_DATA; i++) { in ptp3_init()
36 addr = ptp3_cfg2[i][PTP3_CFG_ADDR] + PTP3_CORE_OFT(core); in ptp3_init()
38 if (i == 2) { in ptp3_init()
39 value = ptp3_cfg2[i][PTP3_CFG_VALUE] + 0x5E0; in ptp3_init()
41 value = ptp3_cfg2[i][PTP3_CFG_VALUE]; in ptp3_init()
|
| /rk3399_ARM-atf/lib/utils/ |
| H A D | mem_region.c | 33 size_t i; in clear_mem_regions() local
38 for (i = 0; i < nregions; i++) { in clear_mem_regions()
70 for (unsigned int i = 0U; i < nregions; i++) { in clear_map_dyn_mem_regions() local
71 begin = regions[i].base; in clear_map_dyn_mem_regions()
72 size = regions[i].nbytes; in clear_map_dyn_mem_regions()
119 size_t i; in mem_region_in_array_chk() local
127 for (i = 0U; i < nregions; i++) { in mem_region_in_array_chk()
|
| /rk3399_ARM-atf/plat/rockchip/px30/drivers/secure/ |
| H A D | secure.h | 13 #define SGRF_SOC_CON(i) ((i) * 0x4) argument
14 #define SGRF_DMAC_CON(i) (0x30 + (i) * 0x4) argument
28 #define FIREWALL_DDR_FW_DDR_RGN(i) ((i) * 0x4) argument
29 #define FIREWALL_DDR_FW_DDR_MST(i) (0x20 + (i) * 0x4) argument
|
| /rk3399_ARM-atf/plat/imx/imx93/ |
| H A D | trdc.c | 49 unsigned int i; in trdc_config() local
58 for (i = 0U; i < ARRAY_SIZE(trdc_mgr_blks); i++) { in trdc_config()
59 trdc_mgr_mbc_setup(&trdc_mgr_blks[i]); in trdc_config()
63 for (i = 0U; i < ARRAY_SIZE(trdc_cfg_info); i++) { in trdc_config()
64 trdc_setup(&trdc_cfg_info[i]); in trdc_config()
|
| /rk3399_ARM-atf/plat/rockchip/rk3588/drivers/pmu/ |
| H A D | pmu.c | 112 int i; in dsu_restore_early() local
115 for (i = 0; i < DSUSGRF_SOC_CON_CNT; i++) in dsu_restore_early()
116 mmio_write_32(DSUSGRF_BASE + DSUSGRF_SOC_CON(i), in dsu_restore_early()
117 WITH_16BITS_WMSK(pmusram_data.dsusgrf_soc_con[i])); in dsu_restore_early()
119 for (i = 0; i < DSUSGRF_DDR_HASH_CON_CNT; i++) in dsu_restore_early()
120 mmio_write_32(DSUSGRF_BASE + DSUSGRF_DDR_HASH_CON(i), in dsu_restore_early()
121 pmusram_data.dsusgrf_ddr_hash_con[i]); in dsu_restore_early()
124 for (i = 0; i < FIREWALL_DSU_RGN_CNT; i++) in dsu_restore_early()
125 mmio_write_32(FIREWALL_DSU_BASE + FIREWALL_DSU_RGN(i), in dsu_restore_early()
126 pmusram_data.dsu_ddr_fw_rgn_reg[i]); in dsu_restore_early()
[all …]
|
| /rk3399_ARM-atf/plat/intel/soc/common/lib/sha/ |
| H A D | sha.h | 21 #define GET_UINT64_BE(n, b, i) { \ argument
22 (n) = ((unsigned long long) (b)[(i)] << 56) |\
23 ((unsigned long long) (b)[(i) + 1] << 48) |\
24 ((unsigned long long) (b)[(i) + 2] << 40) |\
25 ((unsigned long long) (b)[(i) + 3] << 32) |\
26 ((unsigned long long) (b)[(i) + 4] << 24) |\
27 ((unsigned long long) (b)[(i) + 5] << 16) |\
28 ((unsigned long long) (b)[(i) + 6] << 8) |\
29 ((unsigned long long) (b)[(i) + 7]);\
32 #define PUT_UINT64_BE(n, b, i) { \ argument
[all …]
|
| /rk3399_ARM-atf/plat/amd/versal2/ |
| H A D | plat_psci_pm.c | 69 size_t i; in versal2_pwr_domain_off() local
77 for (i = 0; i <= PLAT_MAX_PWR_LVL; i++) { in versal2_pwr_domain_off()
79 __func__, i, target_state->pwr_domain_state[i]); in versal2_pwr_domain_off()
160 size_t i; in versal2_pwr_domain_suspend() local
168 for (i = 0; i <= PLAT_MAX_PWR_LVL; i++) { in versal2_pwr_domain_suspend()
170 __func__, i, target_state->pwr_domain_state[i]); in versal2_pwr_domain_suspend()
242 size_t i; in versal2_pwr_domain_suspend_finish() local
250 for (i = 0; i <= PLAT_MAX_PWR_LVL; i++) { in versal2_pwr_domain_suspend_finish()
252 __func__, i, target_state->pwr_domain_state[i]); in versal2_pwr_domain_suspend_finish()
347 uint64_t i; in versal2_get_sys_suspend_power_state() local
[all …]
|
| /rk3399_ARM-atf/plat/rockchip/rk3399/drivers/pwm/ |
| H A D | pwm.c | 29 uint32_t i, val; in disable_pwms() local
72 for (i = 0; i < 4; i++) { in disable_pwms()
73 val = mmio_read_32(PWM_BASE + PWM_CTRL(i)); in disable_pwms()
76 pwm_data.enable_bitmask |= (1 << i); in disable_pwms()
77 mmio_write_32(PWM_BASE + PWM_CTRL(i), val & ~PWM_ENABLE); in disable_pwms()
86 uint32_t i, val; in enable_pwms() local
88 for (i = 0; i < 4; i++) { in enable_pwms()
89 val = mmio_read_32(PWM_BASE + PWM_CTRL(i)); in enable_pwms()
90 if (!(pwm_data.enable_bitmask & (1 << i))) in enable_pwms()
92 mmio_write_32(PWM_BASE + PWM_CTRL(i), val | PWM_ENABLE); in enable_pwms()
|
| /rk3399_ARM-atf/plat/allwinner/common/ |
| H A D | sunxi_scpi_pm.c | 152 unsigned int i; in sunxi_validate_power_state() local
165 for (i = 0; i <= power_level; ++i) { in sunxi_validate_power_state()
168 req_state->pwr_domain_state[i] = local_pstate; in sunxi_validate_power_state()
173 for (; i <= PLAT_MAX_PWR_LVL; ++i) { in sunxi_validate_power_state()
174 req_state->pwr_domain_state[i] = PSCI_LOCAL_STATE_RUN; in sunxi_validate_power_state()
184 for (unsigned int i = 0; i <= PLAT_MAX_PWR_LVL; ++i) { in sunxi_get_sys_suspend_power_state() local
185 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in sunxi_get_sys_suspend_power_state()
214 for (unsigned int i = OR1K_VEC_FIRST; i <= OR1K_VEC_LAST; ++i) { in sunxi_set_scpi_psci_ops() local
215 uint32_t vector = SUNXI_SRAM_A2_BASE + OR1K_VEC_ADDR(i); in sunxi_set_scpi_psci_ops()
|
| /rk3399_ARM-atf/plat/mediatek/mt8192/drivers/apusys/ |
| H A D | mtk_apusys_apc.c | 143 uint32_t d, i; in dump_apusys_noc_dapc() local
148 for (i = 0U; i <= reg_num; i++) { in dump_apusys_noc_dapc()
149 INFO("[NOCDAPC] D%d_APC_%d: 0x%x\n", d, i, in dump_apusys_noc_dapc()
151 (d * 0x40) + (i * 4))); in dump_apusys_noc_dapc()
431 uint32_t d, i; in dump_apusys_ao_apc() local
436 for (i = 0U; i <= reg_num; i++) { in dump_apusys_ao_apc()
437 INFO("[APUAPC] D%d_APC_%d: 0x%x\n", d, i, in dump_apusys_ao_apc()
439 (d * 0x40) + (i * 4))); in dump_apusys_ao_apc()
448 uint32_t i; in set_apusys_noc_dapc() local
451 for (i = 0U; i < ARRAY_SIZE(APUSYS_NOC_DAPC_AO); i++) { in set_apusys_noc_dapc()
[all …]
|
| /rk3399_ARM-atf/plat/xilinx/common/pm_service/ |
| H A D | pm_ipi.c | 95 for (size_t i = 0; i < PAYLOAD_ARG_CNT; i++) { in pm_ipi_send_common() local
96 mmio_write_32(buffer_base + offset, payload[i]); in pm_ipi_send_common()
170 size_t i; in pm_ipi_buff_read() local
186 for (i = 0U; i < count; i++) { in pm_ipi_buff_read()
187 value[i] = mmio_read_32(buffer_base + ((i + 1U) * PAYLOAD_ARG_SIZE)); in pm_ipi_buff_read()
225 size_t i; in pm_ipi_buff_read_callb() local
235 for (i = 0; i < count; i++) { in pm_ipi_buff_read_callb()
236 value[i] = mmio_read_32(buffer_base + (i * PAYLOAD_ARG_SIZE)); in pm_ipi_buff_read_callb()
321 uint32_t i, j, c, bit, datain, crcmask, crchighbit; in calculate_crc() local
327 for (i = 0U; i < buffersize; i++) { in calculate_crc()
[all …]
|