| #
c48c11e7 |
| 05-Sep-2025 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes I5fcf6578,Ic7792603 into integration
* changes: fix(xilinx): fix missing security flag in suspend path feat(zynqmp): mark IPI calls secure/non-secure
|
| #
8ce93ec9 |
| 28-Jul-2025 |
Ronak Jain <ronak.jain@amd.com> |
feat(zynqmp): mark IPI calls secure/non-secure
Use BIT24 of the IPI command header from payload[0] to identify the caller's security state. If the SMC caller is non-secure, set BIT24 to indicate a n
feat(zynqmp): mark IPI calls secure/non-secure
Use BIT24 of the IPI command header from payload[0] to identify the caller's security state. If the SMC caller is non-secure, set BIT24 to indicate a non-secure origin.
The mechanism is already present in Versal, Versal NET, and Versal Gen 2 platforms. Extend the same support to Zynq UltraScale+ MPSoC (ZU+) to align its behavior with newer SoCs.
Change-Id: Ic77926033e76a53c0fa1a9949e6838ec64bd6ae5 Signed-off-by: Ronak Jain <ronak.jain@amd.com>
show more ...
|
| #
2869609c |
| 26-Mar-2025 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_invalid_entry" into integration
* changes: fix(versal): handle invalid entry point in cpu hotplug scenario fix(versal-net): handle invalid entry point in
Merge changes from topic "xlnx_fix_plat_invalid_entry" into integration
* changes: fix(versal): handle invalid entry point in cpu hotplug scenario fix(versal-net): handle invalid entry point in cpu hotplug scenario fix(zynqmp): handle invalid entry point in cpu hotplug scenario
show more ...
|
| #
df44616a |
| 08-Jan-2025 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): handle invalid entry point in cpu hotplug scenario
Invalid addresses are from 2G-4G and also address where TF-A is.
Change-Id: Iedb817a2f9667b7d0b9a3ac03891a5b93295bf87 Signed-off-by:
fix(zynqmp): handle invalid entry point in cpu hotplug scenario
Invalid addresses are from 2G-4G and also address where TF-A is.
Change-Id: Iedb817a2f9667b7d0b9a3ac03891a5b93295bf87 Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
fffde230 |
| 23-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
Merge changes from topic "xlnx_fix_plat_single_ret" into integration
* changes: fix(versal2): modify function to have single return fix(versal-net): modify function to have single return fix(v
Merge changes from topic "xlnx_fix_plat_single_ret" into integration
* changes: fix(versal2): modify function to have single return fix(versal-net): modify function to have single return fix(versal): modify function to have single return fix(xilinx): modify function to have single return fix(zynqmp): modify function to have single return fix(versal-net): add unsigned suffix to match data type fix(versal): add unsigned suffix to match data type fix(versal2): add missing curly braces fix(versal-net): add missing curly braces fix(zynqmp): add missing curly braces
show more ...
|
| #
3f6d4794 |
| 04-Nov-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store th
fix(zynqmp): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store the return value to ensure single return for the function.
Change-Id: Ibff3df16b4c591384467771bc7cb316f1773f1ea Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
e4a0c44f |
| 25-Apr-2024 |
Nithin G <nithing@amd.com> |
fix(zynqmp): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body
fix(zynqmp): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: I8941f3c713586c36396e1f3731b99ffadc28c6e8 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
9ef62bd8 |
| 23-Dec-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(versal): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal2): typecast expressions to match data type fix(versal-net): typecast expressions to match data type fix(versal): typecast expressions to match data type fix(xilinx): typecast expressions to match data type fix(zynqmp): typecast expressions to match data type fix(zynqmp): align essential type categories fix(zynqmp): typecast expression to match data type fix(xilinx): typecast expression to match data type
show more ...
|
| #
895e8029 |
| 23-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): typecast expressions to match data type
This corrects the MISRA violation C2012-10.4: Both operands of an operator in which the usual arithmetic conversions are performed shall have the
fix(zynqmp): typecast expressions to match data type
This corrects the MISRA violation C2012-10.4: Both operands of an operator in which the usual arithmetic conversions are performed shall have the same essential type category. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: I847af07f5e4f139384c1ed50bee765b892a6e9cd Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
dddded14 |
| 01-Nov-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_boolc_fn_ret" into integration
* changes: fix(xilinx): avoid altering function parameters fix(versal-net): ignore the unused function return value fix(z
Merge changes from topic "xlnx_fix_plat_boolc_fn_ret" into integration
* changes: fix(xilinx): avoid altering function parameters fix(versal-net): ignore the unused function return value fix(zynqmp): ignore the unused function return value fix(versal-net): modify conditions to have boolean type fix(versal): modify conditions to have boolean type fix(xilinx): modify conditions to have boolean type fix(zynqmp): modify conditions to have boolean type
show more ...
|
| #
355ccf89 |
| 22-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): ignore the unused function return value
This corrects the MISRA violation C2012-17.7: The value returned by a function having non-void return type shall be used. Typecast the function c
fix(zynqmp): ignore the unused function return value
This corrects the MISRA violation C2012-17.7: The value returned by a function having non-void return type shall be used. Typecast the function call to void to discard the return value.
Change-Id: I097863843ee125e51c709fa964f0524dc984cebe Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
a42e6e44 |
| 22-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): modify conditions to have boolean type
This corrects the MISRA violation C2012-14.4: The controlling expression of an if statement and the controlling expression of an iteration-stateme
fix(zynqmp): modify conditions to have boolean type
This corrects the MISRA violation C2012-14.4: The controlling expression of an if statement and the controlling expression of an iteration-statement shall have essentially boolean type. Updated controlling expression to explicitly compare with zero.
Change-Id: I5bf7070db9bced50f5d37a3d9406301585930b50 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
a539dce9 |
| 29-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix(versal): explicitly check operators precedence fix(xilinx): explicitly check operators precedence fix(zynqmp): explicitly check operators precedence fix(versal2): add const qualifier fix(versal): add const qualifier fix(zynqmp): add const qualifier
show more ...
|
| #
5b542313 |
| 22-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression in
fix(zynqmp): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression in parentheses to maintain the precedence.
Change-Id: Id8b901634580bf64cc5022372ba385626f342246 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
f1464cea |
| 09-May-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes I0e7650c0,I33acead9 into integration
* changes: fix(xilinx): follow MISRA-C standards for condition check fix(zynqmp): resolve null pointer dereferencing
|
| #
655e62aa |
| 08-May-2024 |
Ronak Jain <ronak.jain@amd.com> |
fix(xilinx): follow MISRA-C standards for condition check
As per the MISRA-C standards, there should be proc == NULL not just !proc.
Fix the same.
Change-Id: I0e7650c09b045882a0235869d7ef9fca27f96
fix(xilinx): follow MISRA-C standards for condition check
As per the MISRA-C standards, there should be proc == NULL not just !proc.
Fix the same.
Change-Id: I0e7650c09b045882a0235869d7ef9fca27f96d9a Signed-off-by: Ronak Jain <ronak.jain@amd.com>
show more ...
|
| #
b109b006 |
| 02-May-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge "fix(xilinx): check proc variable before use" into integration
|
| #
652c1ab1 |
| 19-Apr-2024 |
Michal Simek <michal.simek@amd.com> |
fix(xilinx): check proc variable before use
Check return value from pm_get_proc() to make sure that CPU is valid.
Signed-off-by: Michal Simek <michal.simek@amd.com> Change-Id: If51b5d42ce87f31fd732
fix(xilinx): check proc variable before use
Check return value from pm_get_proc() to make sure that CPU is valid.
Signed-off-by: Michal Simek <michal.simek@amd.com> Change-Id: If51b5d42ce87f31fd732ab58ae8fcd0e2db0a2a8
show more ...
|
| #
d84171b4 |
| 20-Apr-2023 |
Joanna Farley <joanna.farley@arm.com> |
Merge "style(xilinx): replace ARM by Arm in copyrights" into integration
|
| #
619bc13e |
| 14-Apr-2023 |
Michal Simek <michal.simek@amd.com> |
style(xilinx): replace ARM by Arm in copyrights
The commit 6bb49c876c75 ("style(hooks): adds Arm copyright style fix") is enforcing proper case for ARM. That's why fix it in plat/xilinx to make sure
style(xilinx): replace ARM by Arm in copyrights
The commit 6bb49c876c75 ("style(hooks): adds Arm copyright style fix") is enforcing proper case for ARM. That's why fix it in plat/xilinx to make sure that pre-commit.copyright won't be touching platform specific files.
Change-Id: I49c66e18d46ed871a6aa128c9b2a403d0cf83416 Signed-off-by: Michal Simek <michal.simek@amd.com>
show more ...
|
| #
523389e7 |
| 28-Mar-2023 |
Mark Dykes <mark.dykes@arm.com> |
Merge "refactor(xilinx): move versal files to common place" into integration
|
| #
a92681d9 |
| 22-Dec-2022 |
Jay Buddhabhatti <jay.buddhabhatti@amd.com> |
refactor(xilinx): move versal files to common place
Moved necessary files to common place so that it can be used for Versal NET.
Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com> Change-Id
refactor(xilinx): move versal files to common place
Moved necessary files to common place so that it can be used for Versal NET.
Signed-off-by: Jay Buddhabhatti <jay.buddhabhatti@amd.com> Change-Id: I611fa849207b082e6599acfb65c55d27b9c99435
show more ...
|
| #
89666eb3 |
| 07-Jul-2022 |
Joanna Farley <joanna.farley@arm.com> |
Merge "feat(zynqmp): resolve the misra 10.1 warnings" into integration
|
| #
bfd7c881 |
| 04-Jul-2022 |
Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> |
feat(zynqmp): resolve the misra 10.1 warnings
MISRA Violation: MISRA-C:2012 R.10.1 1) The expression of non-boolean essential type is being interpreted as a boolean value for the operator. 2) The op
feat(zynqmp): resolve the misra 10.1 warnings
MISRA Violation: MISRA-C:2012 R.10.1 1) The expression of non-boolean essential type is being interpreted as a boolean value for the operator. 2) The operand to the operator does not have an essentially unsigned type.
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Change-Id: I97bbc056f4fee167742429e144144ba793bf77b3
show more ...
|
| #
57ab7497 |
| 29-Jun-2022 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_zynqmp_misra_fix1" into integration
* changes: fix(zynqmp): resolve the misra 8.6 warnings fix(zynqmp): resolve the misra 4.6 warnings
|