| /OK3568_Linux_fs/kernel/Documentation/driver-api/ |
| H A D | edac.rst | 5 ----------------------------------------
8 *sockets, *socket sets*, *banks*, *rows*, *chip-select rows*, *channels*,
32 A physical connector on the motherboard that accepts a single memory
43 It is typically the highest hierarchy on a Fully-Buffered DIMM memory
45 same branch can be used in single mode or in lockstep mode. When
50 of correcting more errors than on single mode.
52 * Single-channel
55 only. E. g. if the data is 64 bits-wide, the data flows to the CPU using
57 memories. FB-DIMM and RAMBUS use a different concept for channel, so
60 * Double-channel
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/gpu/drm/arm/display/komeda/ |
| H A D | komeda_dev.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
87 * Supplied by chip level and returned by the chip entry function xxx_identify,
93 * initialize &komeda_dev->format_table, this function should be called
100 * for CHIP to report or add pipeline and component resources to CORE
103 /** @cleanup: call to chip to cleanup komeda_dev->chip data */
112 * for CORE to get the HW event from the CHIP when interrupt happened.
139 * passed to CHIP by &komeda_dev_funcs->change_opmode(), then CHIP can do the
141 * - KOMEDA_MODE_DISP0: Only one display enabled, pipeline-0 work as master.
142 * - KOMEDA_MODE_DISP1: Only one display enabled, pipeline-0 work as master.
143 * - KOMEDA_MODE_DUAL_DISP: Dual display mode, both display has been enabled.
[all …]
|
| /OK3568_Linux_fs/kernel/Documentation/hwmon/ |
| H A D | ltc2978.rst | 10 Addresses scanned: -
18 Addresses scanned: -
26 Addresses scanned: -
34 Addresses scanned: -
42 Addresses scanned: -
52 Addresses scanned: -
60 Addresses scanned: -
68 Addresses scanned: -
76 Addresses scanned: -
84 Addresses scanned: -
[all …]
|
| H A D | pcf8591.rst | 17 - Aurelien Jarno <aurelien@aurel32.net>
18 - valuable contributions by Jan M. Sendler <sendler@sendler.de>,
19 - Jean Delvare <jdelvare@suse.de>
23 -----------
25 The PCF8591 is an 8-bit A/D and D/A converter (4 analog inputs and one
29 The PCF8591 has 4 analog inputs programmable as single-ended or
32 - mode 0 : four single ended inputs
33 Pins AIN0 to AIN3 are single ended inputs for channels 0 to 3
35 - mode 1 : three differential inputs
39 - mode 2 : single ended and differential mixed
[all …]
|
| H A D | ads7828.rst | 6 * Texas Instruments/Burr-Brown ADS7828
23 - Steve Hardy <shardy@redhat.com>
24 - Vivien Didelot <vivien.didelot@savoirfairelinux.com>
25 - Guillaume Roguez <guillaume.roguez@savoirfairelinux.com>
28 -------------
34 set to true for differential mode, false for default single ended mode.
43 bounded with limits accepted by the chip, described in the datasheet.
45 If no structure is provided, the configuration defaults to single ended
49 -----------
53 The ADS7828 device is a 12-bit 8-channel A/D converter, while the ADS7830 does
[all …]
|
| H A D | submitting-patches.rst | 10 ----------
14 - Documentation/process/submit-checklist.rst
15 - Documentation/process/submitting-drivers.rst
16 - Documentation/process/submitting-patches.rst
17 - Documentation/process/coding-style.rst
19 * Please run your patch through 'checkpatch --strict'. There should be no
23 * Please use the standard multi-line comment style. Do not mix C and C++
24 style comments in a single driver (with the exception of the SPDX license
35 hardware. In such cases, you should test-build the code on at least one
36 architecture. If run-time testing was not achieved, it should be written
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/irqchip/ |
| H A D | irq-aspeed-i2c-ic.c | 1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2012-2017 ASPEED Technology Inc.
28 * The aspeed chip provides a single hardware interrupt for all of the I2C
29 * busses, so we use a dummy interrupt chip to translate this single interrupt
30 * into multiple interrupts, each associated with a single I2C bus.
35 struct irq_chip *chip = irq_desc_get_chip(desc); in aspeed_i2c_ic_irq_handler() local
39 chained_irq_enter(chip, desc); in aspeed_i2c_ic_irq_handler()
40 status = readl(i2c_ic->base); in aspeed_i2c_ic_irq_handler()
42 bus_irq = irq_find_mapping(i2c_ic->irq_domain, bit); in aspeed_i2c_ic_irq_handler()
45 chained_irq_exit(chip, desc); in aspeed_i2c_ic_irq_handler()
[all …]
|
| /OK3568_Linux_fs/u-boot/doc/SPI/ |
| H A D | README.dual-flash | 5 controller in a single chip select line.
7 Current spi_flash framework supports, single flash memory connected
8 to a given controller with single chip select line, but there are some
10 connected with a single chip select line from a controller.
15 --------------------
17 - single spi flash memory connected with single chip select line.
19 +------------+ CS +---------------+
20 | |----------------------->| |
24 | |----------------------->| |
25 +------------+ +---------------+
[all …]
|
| /OK3568_Linux_fs/kernel/kernel/irq/ |
| H A D | ipi.c | 1 // SPDX-License-Identifier: GPL-2.0
15 * irq_reserve_ipi() - Setup an IPI to destination cpumask
32 return -EINVAL; in irq_reserve_ipi()
37 return -EINVAL; in irq_reserve_ipi()
43 return -EINVAL; in irq_reserve_ipi()
48 * If the underlying implementation uses a single HW irq on in irq_reserve_ipi()
49 * all cpus then we only need a single Linux irq number for in irq_reserve_ipi()
74 return -EINVAL; in irq_reserve_ipi()
78 virq = irq_domain_alloc_descs(-1, nr_irqs, 0, NUMA_NO_NODE, NULL); in irq_reserve_ipi()
81 return -ENOMEM; in irq_reserve_ipi()
[all …]
|
| H A D | generic-chip.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * Library implementing the most common irq chip callback functions
22 * irq_gc_noop - NOOP function
30 * irq_gc_mask_disable_reg - Mask chip via disable register
33 * Chip has separate enable/disable registers instead of a single mask
40 u32 mask = d->mask; in irq_gc_mask_disable_reg()
43 irq_reg_writel(gc, mask, ct->regs.disable); in irq_gc_mask_disable_reg()
44 *ct->mask_cache &= ~mask; in irq_gc_mask_disable_reg()
49 * irq_gc_mask_set_bit - Mask chip via setting bit in mask register
52 * Chip has a single mask register. Values of this register are cached
[all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/hwmon/ |
| H A D | ina3221.txt | 5 - compatible: Must be "ti,ina3221"
6 - reg: I2C address
9 - ti,single-shot: This chip has two power modes: single-shot (chip takes one
11 chip takes continuous measurements). The continuous mode is
13 but the single-shot mode is more power-friendly and useful
14 for battery-powered device which cares power consumptions
16 If this property is present, the single-shot mode will be
22 - #address-cells: Required only if a child node is present. Must be 1.
23 - #size-cells: Required only if a child node is present. Must be 0.
27 - reg: Must be 0, 1 or 2, corresponding to IN1, IN2 or IN3 port of INA3221
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/media/i2c/nvp6158_drv/ |
| H A D | nvp6158_video.c | 1 // SPDX-License-Identifier: GPL-2.0
26 #define AHD_720P30_Detect_Count 1 //1:1time 0:2time check //2020-12-16
50 printk("***************IIC ADDR 0x%02x - CH[%02d] *****************\r\n", in nvp6158_dump_reg()
52 printk("***************Chip[0x%02x] Bank[0x%x]*****************\r\n", in nvp6158_dump_reg()
68 printk("0x%02x-0x%02x ",(i << 4) | j, tmp); in nvp6158_dump_reg()
113 static __maybe_unused void nvp6158_datareverse(unsigned char chip, unsigned char port) in nvp6158_datareverse() argument
117 gpio_i2c_write(nvp6158_iic_addr[chip], 0xFF, 0x01); in nvp6158_datareverse()
118 tmp = gpio_i2c_read(nvp6158_iic_addr[chip], 0xCB); in nvp6158_datareverse()
120 gpio_i2c_write(nvp6158_iic_addr[chip], 0xCB, tmp); in nvp6158_datareverse()
121 printk("nvp6158[%d] port[%d] data reversed\n", chip, port); in nvp6158_datareverse()
[all …]
|
| /OK3568_Linux_fs/kernel/Documentation/networking/device_drivers/wan/ |
| H A D | z8530book.rst | 13 services using this chip.
25 on the chip (each chip has two channels).
28 chip is interface to the I/O and interrupt facilities of the host
34 The DMA mode supports the chip when it is configured to use dual DMA
36 operation for a single channel. With DMA running the Z85230 tops out
38 noting here that many PC machines hang or crash when the chip is driven
41 Transmit DMA mode uses a single DMA channel. The DMA channel is used for
54 Having identified the chip you need to fill in a struct z8530_dev,
55 which describes each chip. This object must exist until you finally
58 interrupt number of the chip. (Each chip has a single interrupt source
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/pinctrl/renesas/ |
| H A D | pinctrl-rza2.c | 1 // SPDX-License-Identifier: GPL-2.0
23 #define DRIVER_NAME "pinctrl-rza2"
51 #define RZA2_PDR(port) (0x0000 + (port) * 2) /* Direction 16-bit */
52 #define RZA2_PODR(port) (0x0040 + (port)) /* Output Data 8-bit */
53 #define RZA2_PIDR(port) (0x0060 + (port)) /* Input Data 8-bit */
54 #define RZA2_PMR(port) (0x0080 + (port)) /* Mode 8-bit */
55 #define RZA2_DSCR(port) (0x0140 + (port) * 2) /* Drive 16-bit */
56 #define RZA2_PFS(port, pin) (0x0200 + ((port) * 8) + (pin)) /* Fnct 8-bit */
58 #define RZA2_PWPR 0x02ff /* Write Protect 8-bit */
59 #define RZA2_PFENET 0x0820 /* Ethernet Pins 8-bit */
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/tty/serial/ |
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0
19 comment "Non-8250 serial port support"
39 messages and warnings and which allows logins in single user mode).
67 messages and warnings and which allows logins in single user mode).
89 bool "Early console using RISC-V SBI"
95 Support for early debug console using RISC-V SBI. This enables
101 tristate "BCM1xxx on-chip DUART serial support"
107 the BCM1250 and derived System-On-a-Chip (SOC) devices. Note that
113 the module will be called sb1250-duart.
123 kernel messages and warnings and which allows logins in single user
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/mtd/nand/raw/ |
| H A D | oxnas_nand.c | 1 // SPDX-License-Identifier: GPL-2.0-only
38 static uint8_t oxnas_nand_read_byte(struct nand_chip *chip) in oxnas_nand_read_byte() argument
40 struct oxnas_nand_ctrl *oxnas = nand_get_controller_data(chip); in oxnas_nand_read_byte()
42 return readb(oxnas->io_base); in oxnas_nand_read_byte()
45 static void oxnas_nand_read_buf(struct nand_chip *chip, u8 *buf, int len) in oxnas_nand_read_buf() argument
47 struct oxnas_nand_ctrl *oxnas = nand_get_controller_data(chip); in oxnas_nand_read_buf()
49 ioread8_rep(oxnas->io_base, buf, len); in oxnas_nand_read_buf()
52 static void oxnas_nand_write_buf(struct nand_chip *chip, const u8 *buf, in oxnas_nand_write_buf() argument
55 struct oxnas_nand_ctrl *oxnas = nand_get_controller_data(chip); in oxnas_nand_write_buf()
57 iowrite8_rep(oxnas->io_base, buf, len); in oxnas_nand_write_buf()
[all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/edac/ |
| H A D | socfpga-eccmgr.txt | 3 The ECC Manager counts and corrects single bit errors and counts/handles
8 - compatible : Should be "altr,socfpga-ecc-manager"
9 - #address-cells: must be 1
10 - #size-cells: must be 1
11 - ranges : standard definition, should translate from local addresses
17 - compatible : Should be "altr,socfpga-l2-ecc"
18 - reg : Address and size for ECC error interrupt clear registers.
19 - interrupts : Should be single bit error interrupt, then double bit error
22 On Chip RAM ECC
24 - compatible : Should be "altr,socfpga-ocram-ecc"
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/ti/wl12xx/ |
| H A D | wl12xx.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
13 /* WiLink 6/7 chip IDs */
19 /* FW chip version for wl127x */
21 /* minimum single-role FW version for wl127x */
26 /* minimum multi-role FW version for wl127x */
32 /* FW chip version for wl128x */
34 /* minimum single-role FW version for wl128x */
39 /* minimum multi-role FW version for wl128x */
127 * A bitmap (where each bit represents a single HLID)
133 * A bitmap (where each bit represents a single HLID) to indicate
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/pinctrl/cirrus/ |
| H A D | pinctrl-madera-core.c | 1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2016-2018 Cirrus Logic
17 #include <linux/pinctrl/pinconf-generic.h>
22 #include "../pinctrl-utils.h"
24 #include "pinctrl-madera.h"
28 * NOTE: IDs are zero-indexed for coding convenience
74 * All single-pin functions can be mapped to any GPIO, however pinmux applies
78 * Since these do not correspond to anything in the actual hardware - they are
79 * merely an adaptation to pinctrl's view of the world - we use the same name
91 /* set of pin numbers for single-pin groups, zero-indexed */
[all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/iio/adc/ |
| H A D | renesas,gyroadc.txt | 1 * Renesas R-Car GyroADC device driver
5 are sampled by the GyroADC block in a round-robin fashion and the result
9 - compatible: Should be "<soc-specific>", "renesas,rcar-gyroadc".
10 The <soc-specific> should be one of:
11 renesas,r8a7791-gyroadc - for the GyroADC block present
13 renesas,r8a7792-gyroadc - for the GyroADC with interrupt
15 - reg: Address and length of the register set for the device
16 - clocks: References to all the clocks specified in the clock-names
18 Documentation/devicetree/bindings/clock/clock-bindings.txt.
19 - clock-names: Shall contain "fck". The "fck" is the GyroADC block clock.
[all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mux/ |
| H A D | mux-controller.txt | 7 multiplexer needed by each consumer, but a single mux controller can of course
8 control several multiplexers for a single consumer.
11 space is a simple zero-based enumeration. I.e. 0-1 for a 2-way multiplexer,
12 0-7 for an 8-way multiplexer, etc.
16 ---------
19 want to use with a property containing a 'mux-ctrl-list':
21 mux-ctrl-list ::= <single-mux-ctrl> [mux-ctrl-list]
22 single-mux-ctrl ::= <mux-ctrl-phandle> [mux-ctrl-specifier]
23 mux-ctrl-phandle : phandle to mux controller node
24 mux-ctrl-specifier : array of #mux-control-cells specifying the
[all …]
|
| /OK3568_Linux_fs/kernel/sound/pci/echoaudio/ |
| H A D | echoaudio.h | 3 Copyright Echo Digital Audio Corporation (c) 1998 - 2004
21 Foundation, Inc., 59 Temple Place - Suite 330, Boston,
22 MA 02111-1307, USA.
26 Translation from C++ and adaptation for use in ALSA-Driver
34 +-----------+
35 record | |<-------------------- Inputs
36 <-------| | |
39 ------->| | +-------+
40 play | |--->|monitor|-------> Outputs
41 +-----------+ | mixer |
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/w1/slaves/ |
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
3 # 1-wire slaves configuration
6 menu "1-wire Slaves"
11 Say Y here if you want to connect 1-wire thermal sensors to your
17 Say Y here if you want to connect 1-wire
23 Say Y or M here if you want to use a DS2405 1-wire
24 single-channel addressable switch.
25 This device can also work as a single-channel
29 tristate "8-Channel Addressable Switch (IO Expander) 0x29 family support (DS2408)"
31 Say Y here if you want to use a 1-wire
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/net/wireless/ath/ath9k/ |
| H A D | ar9002_phy.c | 2 * Copyright (c) 2008-2011 Atheros Communications Inc.
20 * AR5416 MAC based PCI devices and AR518 MAC based PCI-Express
21 * devices have either an external AR2133 analog front end radio for single
27 * into a single-chip and require less programming.
29 * The following single-chips exist with a respective embedded radio:
31 * AR9280 - 11n dual-band 2x2 MIMO for PCIe
32 * AR9281 - 11n single-band 1x2 MIMO for PCIe
33 * AR9285 - 11n single-band 1x1 for PCIe
34 * AR9287 - 11n single-band 2x2 MIMO for PCIe
36 * AR9220 - 11n dual-band 2x2 MIMO for PCI
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/infiniband/hw/qib/ |
| H A D | qib_diag.c | 3 * Copyright (c) 2006 - 2012 QLogic Corporation. All rights reserved.
16 * - Redistributions of source code must retain the above
20 * - Redistributions in binary form must reproduce the above
38 * of the QLogic_IB chip may render the chip or board unusable until the
41 * Accesses to the chip through this interface are not similar to going
85 client_pool = dc->next; in get_client()
91 dc->next = NULL; in get_client()
92 dc->dd = dd; in get_client()
93 dc->pid = current->pid; in get_client()
94 dc->state = OPENED; in get_client()
[all …]
|