Home
last modified time | relevance | path

Searched full:sdmmc (Results 1 – 25 of 452) sorted by relevance

12345678910>>...19

/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Drk3288-veyron-sdmmc.dtsi3 * Google Veyron (and derivatives) fragment for sdmmc cards
13 sdmmc {
15 * We run sdmmc at max speed; bump up drive strength.
18 sdmmc_bus4: sdmmc-bus4 {
25 sdmmc_clk: sdmmc-clk {
29 sdmmc_cmd: sdmmc-cmd {
39 sdmmc_cd_disabled: sdmmc-cd-disabled {
44 sdmmc_cd_pin: sdmmc-cd-pin {
74 &sdmmc {
H A Drk3288-phycore-rdk.dts175 sdmmc {
180 sdmmc_bus4: sdmmc-bus4 {
187 sdmmc_clk: sdmmc-clk {
191 sdmmc_cmd: sdmmc-cmd {
195 sdmmc_pwr: sdmmc-pwr {
223 &sdmmc {
H A Drk3288-miqi.dts61 vcc_sd: sdmmc-regulator {
337 sdmmc {
342 sdmmc_bus4: sdmmc-bus4 {
349 sdmmc_clk: sdmmc-clk {
353 sdmmc_cmd: sdmmc-cmd {
357 sdmmc_pwr: sdmmc-pwr {
374 &sdmmc {
H A Drk3288-firefly-reload.dts111 vcc_sd: sdmmc-regulator {
242 &sdmmc {
347 sdmmc {
352 sdmmc_bus4: sdmmc-bus4 {
359 sdmmc_clk: sdmmc-clk {
363 sdmmc_cmd: sdmmc-cmd {
367 sdmmc_pwr: sdmmc-pwr {
H A Drk3288-veyron-mighty.dts20 &sdmmc {
29 sdmmc {
30 sdmmc_wp_pin: sdmmc-wp-pin {
H A Drv1106g-38x38-ipc-v10.dts28 sdmmc {
30 sdmmc_pwren: sdmmc-pwren {
36 &sdmmc {
H A Drk3128h-box-avb.dts54 sdmmc {
55 sdmmc_det: sdmmc-det {
69 &sdmmc {
H A Drv1106g-evb1-v10.dts104 sdmmc {
106 sdmmc_pwren: sdmmc-pwren {
111 sdmmc_volt: sdmmc-volt {
145 &sdmmc {
H A Drv1106g-evb1-v10-dual-cam.dts104 sdmmc {
106 sdmmc_pwren: sdmmc-pwren {
111 sdmmc_volt: sdmmc-volt {
145 &sdmmc {
H A Drk3288-tinker.dtsi99 vcc_sd: sdmmc-regulator {
409 sdmmc {
410 sdmmc_bus4: sdmmc-bus4 {
417 sdmmc_clk: sdmmc-clk {
421 sdmmc_cmd: sdmmc-cmd {
425 sdmmc_pwr: sdmmc-pwr {
457 &sdmmc {
/OK3568_Linux_fs/u-boot/drivers/mmc/
H A Dstm32_sdmmc2.c40 /* SDMMC REGISTERS OFFSET */
41 #define SDMMC_POWER 0x00 /* SDMMC power control */
42 #define SDMMC_CLKCR 0x04 /* SDMMC clock control */
43 #define SDMMC_ARG 0x08 /* SDMMC argument */
44 #define SDMMC_CMD 0x0C /* SDMMC command */
45 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */
46 #define SDMMC_RESP2 0x18 /* SDMMC response 2 */
47 #define SDMMC_RESP3 0x1C /* SDMMC response 3 */
48 #define SDMMC_RESP4 0x20 /* SDMMC response 4 */
49 #define SDMMC_DTIMER 0x24 /* SDMMC data timer */
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Drk3588-u-boot.dtsi12 mmc1 = &sdmmc;
17 u-boot,spl-boot-order = &sdmmc, &sdhci, &spi_nand, &spi_nor;
166 &sdmmc {
198 * 2. pinctrl(sdmmc)
207 /delete-node/ sdmmc;
208 sdmmc {
210 sdmmc_bus4: sdmmc-bus4 {
223 sdmmc_clk: sdmmc-clk {
230 sdmmc_cmd: sdmmc-cmd {
237 sdmmc_det: sdmmc-det {
[all …]
H A Drk3288-miqi.dtsi85 vcc_sd: sdmmc-regulator {
344 sdmmc {
349 sdmmc_bus4: sdmmc-bus4 {
356 sdmmc_clk: sdmmc-clk {
360 sdmmc_cmd: sdmmc-cmd {
364 sdmmc_pwr: sdmmc-pwr {
381 &sdmmc {
H A Drk3288-phycore-rdk.dts201 sdmmc {
206 sdmmc_bus4: sdmmc-bus4 {
213 sdmmc_clk: sdmmc-clk {
217 sdmmc_cmd: sdmmc-cmd {
221 sdmmc_pwr: sdmmc-pwr {
249 &sdmmc {
H A D.rk3288-phycore-rdk.dtb.pre.tmp
H A Drk3399-u-boot.dtsi10 mmc1 = &sdmmc;
15 u-boot,spl-boot-order = &sdhci, &sdmmc;
33 &sdmmc {
H A Drk3328-u-boot.dtsi10 mmc1 = &sdmmc;
14 u-boot,spl-boot-order = &sdmmc, &emmc;
49 &sdmmc {
H A Drk3288-u-boot.dtsi9 mmc1 = &sdmmc;
14 u-boot,spl-boot-order = &emmc, &sdmmc;
61 &sdmmc {
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mmc/
H A Dnvidia,tegra20-sdhci.txt52 configurations. Valid pinctrl-names are "sdmmc-3v3" and "sdmmc-1v8"
56 - pinctrl-names : "sdmmc-3v3-drv" and "sdmmc-1v8-drv" are applicable for
116 pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
135 pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3399-box-rev1.dts41 sdmmc {
42 sdmmc_bus1: sdmmc-bus1 {
47 sdmmc_bus4: sdmmc-bus4 {
55 sdmmc_clk: sdmmc-clk {
60 sdmmc_cmd: sdmmc-cmd {
H A Drk3399-box-rev2.dts44 sdmmc {
45 sdmmc_bus1: sdmmc-bus1 {
50 sdmmc_bus4: sdmmc-bus4 {
58 sdmmc_clk: sdmmc-clk {
63 sdmmc_cmd: sdmmc-cmd {
H A Drk3368-orion-r68-meta.dts268 sdmmc {
269 sdmmc_clk: sdmmc-clk {
273 sdmmc_cmd: sdmmc-cmd {
277 sdmmc_cd: sdmmc-cd {
281 sdmmc_bus1: sdmmc-bus1 {
285 sdmmc_bus4: sdmmc-bus4 {
305 &sdmmc {
H A Drk3399-gru.dtsi441 sdmmc-supply = <&ppvar_sd_card_io>; /* SDMMC0_VDD; 4b */
503 &sdmmc {
512 * configured as SDMMC and not JTAG.
739 sdmmc {
741 * We run sdmmc at max speed; bump up drive strength.
744 sdmmc_bus4: sdmmc-bus4 {
752 sdmmc_clk: sdmmc-clk {
757 sdmmc_cmd: sdmmc-cmd {
771 sdmmc_cd: sdmmc-cd {
777 sdmmc_cd_pin: sdmmc-cd-pin {
/OK3568_Linux_fs/kernel/drivers/pinctrl/
H A Dpinctrl-lpc18xx.c161 [FUNC_SDMMC] = "sdmmc",
243 LPC_P(1,3, GPIO, CTOUT, SGPIO, EMC, USB0, SSP1, R, SDMMC, 0, ND);
244 LPC_P(1,4, GPIO, CTOUT, SGPIO, EMC, USB0, SSP1, R, SDMMC, 0, ND);
245 LPC_P(1,5, GPIO, CTOUT, R, EMC, USB0, SSP1, SGPIO, SDMMC, 0, ND);
246 LPC_P(1,6, GPIO, CTIN, R, EMC, R, R, SGPIO, SDMMC, 0, ND);
248 LPC_P(1,8, GPIO, UART1, CTOUT, EMC, R, R, R, SDMMC, 0, ND);
249 LPC_P(1,9, GPIO, UART1, CTOUT, EMC, R, R, R, SDMMC, 0, ND);
250 LPC_P(1,10, GPIO, UART1, CTOUT, EMC, R, R, R, SDMMC, 0, ND);
251 LPC_P(1,11, GPIO, UART1, CTOUT, EMC, R, R, R, SDMMC, 0, ND);
252 LPC_P(1,12, GPIO, UART1, R, EMC, TIMER0, R, SGPIO, SDMMC, 0, ND);
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/edac/
H A Dsocfpga-eccmgr.txt125 SDMMC FIFO ECC
127 - compatible : Should be "altr,socfpga-sdmmc-ecc"
224 sdmmc-ecc@ff8c2c00 {
225 compatible = "altr,socfpga-sdmmc-ecc";
296 SDMMC FIFO ECC
298 - compatible : Should be "altr,socfpga-s10-sdmmc-ecc"
376 sdmmc-ecc@ff8c8c00 {
377 compatible = "altr,socfpga-s10-sdmmc-ecc";

12345678910>>...19