| /OK3568_Linux_fs/u-boot/drivers/ddr/fsl/ |
| H A D | options.c | 53 { /* cs2 */ 109 { /* cs2 */ 136 { /* cs2 */ 152 { /* cs2 */ 174 { /* cs2 */ 203 { /* cs2 */ 233 { /* cs2 */ 256 { /* cs2 */ 283 { /* cs2 */ 339 { /* cs2 */ [all …]
|
| H A D | util.c | 308 puts("CS0+CS1+CS2+CS3"); in print_ddr_info() 314 puts("CS2+CS3"); in print_ddr_info() 317 puts("CS0+CS1 and CS2+CS3"); in print_ddr_info()
|
| /OK3568_Linux_fs/u-boot/drivers/watchdog/ |
| H A D | ulp_wdog.c | 16 u8 cs2; member 69 val = readb(&wdog->cs2); in hw_watchdog_init() 71 writeb(val, &wdog->cs2); in hw_watchdog_init() 76 writeb(WDG_LPO_CLK, &wdog->cs2);/* setting 1-kHz clock source */ in hw_watchdog_init() 92 writeb(WDG_LPO_CLK, &wdog->cs2);/* setting 1-kHz clock source */ in reset_cpu()
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pinctrl/ |
| H A D | marvell,armada-375-pinctrl.txt | 21 mpp5 5 gpio, dev(ad7), spi0(cs2), spi1(cs2) 51 mpp35 35 gpio, ge1(rxctl), spi1(cs1), spi0(cs2) 58 mpp42 42 gpio, spi1(cs2), led(c0) 61 mpp45 45 gpio, spi0(cs2), pcie0(rstout) 77 mpp61 61 gpio, i2c1(sda), uart1(rxd), spi1(cs2), led(p0)
|
| H A D | marvell,armada-370-pinctrl.txt | 34 spi0(cs2) 77 mpp53 53 gpio, dev(ad14), sd0(clk), tdm(pclk), spi0(cs2), 82 mpp56 56 gpio, dev(cs2), uart1(cts), uart0(cts), spi0(cs3), 96 mpp65 65 gpio, spi0(mosi), spi0(cs2)
|
| H A D | marvell,armada-38x-pinctrl.txt | 31 mpp13 13 gpio, ge0(rxd1), pcie0(clkreq), pcie1(clkreq) [1], spi0(cs2), dev(ad15), pci… 44 mpp26 26 gpio, spi0(cs2), i2c1(sck), sd0(d6), dev(cs1) 45 mpp27 27 gpio, spi0(cs3), ge1(txclkout), i2c1(sda), sd0(d7), dev(cs2) 61 mpp43 43 gpio, pcie0(clkreq), dram(vttctrl), dram(deccerr), spi1(cs2), dev(clkout), n…
|
| H A D | marvell,armada-39x-pinctrl.txt | 45 mpp26 26 gpio, spi0(cs2), i2c1(sck), sd0(d6), dev(cs1) 46 mpp27 27 gpio, spi0(cs3), i2c1(sda), sd0(d7), dev(cs2), ge(txclkout) 62 mpp43 43 gpio, pcie0(clkreq), dram(vttctrl), dram(deccerr), spi1(cs2), dev(clkout), nand(rb1)
|
| H A D | marvell,armada-xp-pinctrl.txt | 63 mpp41 41 gpio, spi0(cs2), uart2(rts), lcd(vga-vsync), sata1(prsnt), 64 pcie(clkreq1), spi1(cs2)
|
| /OK3568_Linux_fs/kernel/drivers/pinctrl/mvebu/ |
| H A D | pinctrl-armada-375.c | 59 MPP_FUNCTION(0x2, "spi0", "cs2"), 60 MPP_FUNCTION(0x3, "spi1", "cs2"), 158 MPP_FUNCTION(0x6, "dev", "cs2")), 219 MPP_FUNCTION(0x4, "spi0", "cs2"), 248 MPP_FUNCTION(0x3, "spi1", "cs2"), 261 MPP_FUNCTION(0x2, "spi0", "cs2"), 264 MPP_FUNCTION(0x6, "spi1", "cs2")), 353 MPP_FUNCTION(0x3, "spi1", "cs2"),
|
| H A D | pinctrl-armada-370.c | 102 MPP_FUNCTION(0x5, "spi0", "cs2")), 288 MPP_FUNCTION(0x4, "spi0", "cs2"), 303 MPP_FUNCTION(0x1, "dev", "cs2"), 360 MPP_FUNCTION(0x2, "spi0", "cs2")),
|
| H A D | pinctrl-armada-38x.c | 88 MPP_VAR_FUNCTION(4, "spi0", "cs2", V_88F6810_PLUS), 174 MPP_VAR_FUNCTION(1, "spi0", "cs2", V_88F6810_PLUS), 184 MPP_VAR_FUNCTION(5, "dev", "cs2", V_88F6810_PLUS)), 266 MPP_VAR_FUNCTION(4, "spi1", "cs2", V_88F6810_PLUS),
|
| /OK3568_Linux_fs/kernel/arch/mips/boot/dts/img/ |
| H A D | pistachio.dtsi | 427 spim0_cs2_pin: spim0-cs2-pin { 428 spim0-cs2 { 434 spim0_cs2_alt_pin: spim0-cs2-alt-pin { 435 spim0-cs2 { 509 spim1_cs2_pin: spim1-cs2-pin { 510 spim1-cs2 { 517 spim1_cs2_alt0_pin: spim1-cs2-alt0-pin { 518 spim1-cs2 { 525 spim1_cs2_alt1_pin: spim1-cs2-alt1-pin { 526 spim1-cs2 {
|
| /OK3568_Linux_fs/kernel/drivers/bus/ |
| H A D | imx-weim.c | 86 05, /* CS0(128M) CS1(0M) CS2(0M) CS3(0M) */ in imx_weim_gpr_setup() 87 033, /* CS0(64M) CS1(64M) CS2(0M) CS3(0M) */ in imx_weim_gpr_setup() 88 0113, /* CS0(64M) CS1(32M) CS2(32M) CS3(0M) */ in imx_weim_gpr_setup() 89 01111, /* CS0(32M) CS1(32M) CS2(32M) CS3(32M) */ in imx_weim_gpr_setup()
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-imx/ |
| H A D | cpu.c | 304 reg &= ~0x7; /* CS0=128MB, CS1=0, CS2=0, CS3=0 */ in set_chipselect_size() 308 reg &= ~0x3F; /* CS0=64MB, CS1=64MB, CS2=0, CS3=0 */ in set_chipselect_size() 312 reg &= ~0x1FF; /* CS0=64MB, CS1=32MB, CS2=32MB, CS3=0 */ in set_chipselect_size() 316 reg &= ~0xFFF; /* CS0=32MB, CS1=32MB, CS2=32MB, CS3=32MB */ in set_chipselect_size()
|
| /OK3568_Linux_fs/u-boot/drivers/ddr/marvell/axp/ |
| H A D | ddr3_axp_mc_static.h | 51 {0x0001514, 0x00000000}, /* CS2 Size */ 109 {0x0001514, 0x00000000}, /* CS2 Size */ 161 {0x0001514, 0x00000000}, /* CS2 Size */ 218 {0x0001514, 0x00000000}, /* CS2 Size */ 267 {0x0001514, 0x00000000}, /* CS2 Size */
|
| H A D | ddr3_axp_config.h | 82 * (0xF=CS0+CS1+CS2+CS3, 0xC=CS2+CS3...)
|
| /OK3568_Linux_fs/kernel/arch/m68k/include/asm/ |
| H A D | m525xsim.h | 284 * Setup CS2 for IDE interface. 286 movel #0x50000000,%d0 /* CS2 mapped at 0x50000000 */ 288 movel #0x001f0001,%d0 /* CS2 size of 1MB */ 290 movew #0x0080,%d0 /* CS2 = 16bit, TA */
|
| H A D | m5272sim.h | 50 #define MCFSIM_CSBR2 (MCF_MBAR + 0x50) /* CS2 Base Address */ 51 #define MCFSIM_CSOR2 (MCF_MBAR + 0x54) /* CS2 Option */
|
| /OK3568_Linux_fs/kernel/arch/arm/boot/dts/ |
| H A D | armada-370-xp.dtsi | 80 devbus_cs2: devbus-cs2 { 272 <MBUS_ID(0x01, 0x9e) 0 0xffffffff>, /* CS2 */ 290 <MBUS_ID(0x01, 0x9a) 0 0xffffffff>, /* CS2 */
|
| H A D | omap3430-sdp.dts | 52 <2 0 0x20000000 0x1000000>; /* CS2: 16MB for OneNAND */ 155 reg = <2 0 0x20000>; /* CS2, offset 0, IO size 4 */
|
| /OK3568_Linux_fs/u-boot/include/ |
| H A D | pcmcia.h | 101 * Base: 0xFE100100 CS2 152 * Base: 0xFE100D00 CS2
|
| /OK3568_Linux_fs/kernel/arch/arm/mach-pxa/ |
| H A D | pcm027.c | 68 * GPIO20 -> /CS2 72 * GPIO78 -> /CS2
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/bus/ |
| H A D | qcom,ebi2.txt | 18 Also CS1 and CS2 has -A and -B signals. Why they have that is unclear to me. 26 CS2 GPIO40 (A) / GPIO124 (B) 0x1b800000-0x1c000000 (8MB)
|
| /OK3568_Linux_fs/u-boot/doc/ |
| H A D | README.fsl-ddr | 32 |Interleaving | | {CS0+CS1} | {CS2+CS3} | {CS2+CS3} | CS2+CS3} | 50 from each controller. {CS2+CS3} on each controller are only rank 97 # bank(chip-select) interleaving cs2+cs3 100 # bank(chip-select) interleaving (cs0+cs1) and (cs2+cs3) (2x2) 103 # bank(chip-select) interleaving (cs0+cs1+cs2+cs3) (4x1)
|
| /OK3568_Linux_fs/u-boot/board/armltd/integrator/ |
| H A D | arm-ebi.h | 18 #define EBI_CSR2_REG 0x08 /* CS2 = SSRAM */
|