| /rk3399_ARM-atf/plat/xilinx/zynqmp/pm_service/ |
| H A D | zynqmp_pm_svc_main.c | 151 uint32_t value; in zynqmp_sgi7_irq() local 386 uint32_t value = 0U; in pm_smc_handler() local 408 uint32_t value = 0U; in pm_smc_handler() local 435 uint32_t value = 0U; in pm_smc_handler() local 447 uint32_t value = 0U; in pm_smc_handler() local 459 uint32_t value = 0U; in pm_smc_handler() local 493 uint32_t value = 0U; in pm_smc_handler() local 502 uint32_t value = 0U; in pm_smc_handler() local 515 uint32_t value = 0U; in pm_smc_handler() local 536 uint32_t value = 0U; in pm_smc_handler() local [all …]
|
| H A D | pm_api_ioctl.c | 104 uint32_t value) in pm_ioctl_config_boot_addr() 141 static enum pm_ret_status pm_ioctl_config_tcm_comb(uint32_t value) in pm_ioctl_config_tcm_comb() 176 uint32_t value, in pm_ioctl_set_tapdelay_bypass() 260 uint32_t value, in pm_ioctl_sd_set_tapdelay() 454 uint32_t value, in pm_ioctl_write_ggs() 483 uint32_t *value, in pm_ioctl_read_ggs() 512 uint32_t value, in pm_ioctl_write_pggs() 538 uint32_t value, in pm_ioctl_afi() 587 uint32_t *value, in pm_ioctl_read_pggs() 654 static enum pm_ret_status pm_ioctl_set_boot_health_status(uint32_t value, in pm_ioctl_set_boot_health_status() [all …]
|
| H A D | zynqmp_pm_api_sys.c | 580 uint32_t value, in pm_mmio_write() 603 enum pm_ret_status pm_mmio_read(uintptr_t address, uint32_t *value, uint32_t flag) in pm_mmio_read() 652 enum pm_ret_status pm_fpga_get_status(uint32_t *value, uint32_t flag) in pm_fpga_get_status() 670 enum pm_ret_status pm_get_chipid(uint32_t *value, uint32_t flag) in pm_get_chipid() 724 uint32_t *value, in pm_aes_engine() 778 uint32_t *value, in pm_ioctl() 1728 uint32_t *value, in pm_secure_image() 1761 uint32_t *value, in pm_fpga_read() 1789 uint32_t value, in pm_pll_set_parameter() 1829 uint32_t *value, uint32_t flag) in pm_pll_get_parameter() [all …]
|
| /rk3399_ARM-atf/plat/brcm/board/stingray/include/ |
| H A D | scp_utils.h | 22 #define SCP_WRITE_CFG(cfg, value) mmio_write_32(CRMU_CFG_BASE + \ argument 27 #define SCP_WRITE_CFG16(cfg, value) mmio_write_16(CRMU_CFG_BASE + \ argument 32 #define SCP_WRITE_CFG8(cfg, value) mmio_write_8(CRMU_CFG_BASE + \ argument
|
| /rk3399_ARM-atf/drivers/arm/sp805/ |
| H A D | sp805.c | 14 static inline void sp805_write_wdog_load(uintptr_t base, uint32_t value) in sp805_write_wdog_load() 19 static inline void sp805_write_wdog_ctrl(uintptr_t base, uint32_t value) in sp805_write_wdog_ctrl() 24 static inline void sp805_write_wdog_lock(uintptr_t base, uint32_t value) in sp805_write_wdog_lock()
|
| /rk3399_ARM-atf/plat/intel/soc/stratix10/include/ |
| H A D | s10_memory_controller.h | 23 #define S10_MPFE_IOHMC_CTRLCFG1_CFG_ADDR_ORDER(value) \ argument 73 #define ACT_TO_ACT_DIFF_BANK(value) (((value) & 0x00fc0000) >> 18) argument 74 #define ACT_TO_ACT(value) (((value) & 0x0003f000) >> 12) argument 75 #define ACT_TO_RDWR(value) (((value) & 0x0000003f) >> 0) argument 76 #define ACT_TO_ACT(value) (((value) & 0x0003f000) >> 12) argument 79 #define RD_TO_RD_DIFF_CHIP(value) (((value) & 0x00000fc0) >> 6) argument 80 #define RD_TO_WR_DIFF_CHIP(value) (((value) & 0x3f000000) >> 24) argument 81 #define RD_TO_WR(value) (((value) & 0x00fc0000) >> 18) argument 82 #define RD_TO_PCH(value) (((value) & 0x00000fc0) >> 6) argument 85 #define CALTIMING3_WR_TO_RD_DIFF_CHIP(value) (((value) & 0x0003f000) >> 12) argument [all …]
|
| /rk3399_ARM-atf/plat/intel/soc/agilex5/include/ |
| H A D | agilex5_memory_controller.h | 26 #define AGX_MPFE_IOHMC_CTRLCFG1_CFG_ADDR_ORDER(value) (((value) & 0x00000060) >> 5) argument 74 #define ACT_TO_ACT_DIFF_BANK(value) (((value) & 0x00fc0000) >> 18) argument 75 #define ACT_TO_ACT(value) (((value) & 0x0003f000) >> 12) argument 76 #define ACT_TO_RDWR(value) (((value) & 0x0000003f) >> 0) argument 77 #define ACT_TO_ACT(value) (((value) & 0x0003f000) >> 12) argument 80 #define RD_TO_RD_DIFF_CHIP(value) (((value) & 0x00000fc0) >> 6) argument 81 #define RD_TO_WR_DIFF_CHIP(value) (((value) & 0x3f000000) >> 24) argument 82 #define RD_TO_WR(value) (((value) & 0x00fc0000) >> 18) argument 83 #define RD_TO_PCH(value) (((value) & 0x00000fc0) >> 6) argument 86 #define CALTIMING3_WR_TO_RD_DIFF_CHIP(value) (((value) & 0x0003f000) >> 12) argument [all …]
|
| /rk3399_ARM-atf/plat/intel/soc/agilex/include/ |
| H A D | agilex_memory_controller.h | 25 #define AGX_MPFE_IOHMC_CTRLCFG1_CFG_ADDR_ORDER(value) \ argument 74 #define ACT_TO_ACT_DIFF_BANK(value) (((value) & 0x00fc0000) >> 18) argument 75 #define ACT_TO_ACT(value) (((value) & 0x0003f000) >> 12) argument 76 #define ACT_TO_RDWR(value) (((value) & 0x0000003f) >> 0) argument 77 #define ACT_TO_ACT(value) (((value) & 0x0003f000) >> 12) argument 80 #define RD_TO_RD_DIFF_CHIP(value) (((value) & 0x00000fc0) >> 6) argument 81 #define RD_TO_WR_DIFF_CHIP(value) (((value) & 0x3f000000) >> 24) argument 82 #define RD_TO_WR(value) (((value) & 0x00fc0000) >> 18) argument 83 #define RD_TO_PCH(value) (((value) & 0x00000fc0) >> 6) argument 86 #define CALTIMING3_WR_TO_RD_DIFF_CHIP(value) (((value) & 0x0003f000) >> 12) argument [all …]
|
| /rk3399_ARM-atf/include/lib/ |
| H A D | mmio.h | 12 static inline void mmio_write_8(uintptr_t addr, uint8_t value) in mmio_write_8() 22 static inline void mmio_write_16(uintptr_t addr, uint16_t value) in mmio_write_16() 39 static inline void mmio_write_32(uintptr_t addr, uint32_t value) in mmio_write_32() 49 static inline void mmio_write_64(uintptr_t addr, uint64_t value) in mmio_write_64()
|
| /rk3399_ARM-atf/drivers/cadence/combo_phy/ |
| H A D | cdns_combo_phy.c | 24 uint32_t value = 0U; in cdns_sdmmc_write_phy_reg() local 52 uint32_t value = 0; in cdns_sd_card_detect() local
|
| /rk3399_ARM-atf/lib/compiler-rt/builtins/ |
| H A D | int_lib.h | 122 static int __inline __builtin_ctz(uint32_t value) { in __builtin_ctz() 129 static int __inline __builtin_clz(uint32_t value) { in __builtin_clz() 137 static int __inline __builtin_clzll(uint64_t value) { in __builtin_clzll() 144 static int __inline __builtin_clzll(uint64_t value) { in __builtin_clzll()
|
| /rk3399_ARM-atf/drivers/st/bsec/ |
| H A D | bsec3.c | 197 bool value; in bsec_shadow_register() local 265 bool value; in bsec_program_otp() local 309 uint32_t value = mmio_read_32(BSEC_BASE + offset); in bsec_lock_register_set() local 329 uint32_t value = mmio_read_32(BSEC_BASE + offset); in bsec_lock_register_get() local 357 uint32_t bsec_read_sr_lock(uint32_t otp, bool *value) in bsec_read_sr_lock() 395 uint32_t bsec_read_sw_lock(uint32_t otp, bool *value) in bsec_read_sw_lock() 433 uint32_t bsec_read_sp_lock(uint32_t otp, bool *value) in bsec_read_sp_lock()
|
| H A D | bsec2.c | 263 bool value; in bsec_shadow_register() local 343 bool value; in bsec_write_otp() local 600 uint32_t bsec_read_sr_lock(uint32_t otp, bool *value) in bsec_read_sr_lock() 648 uint32_t bsec_read_sw_lock(uint32_t otp, bool *value) in bsec_read_sw_lock() 696 uint32_t bsec_read_sp_lock(uint32_t otp, bool *value) in bsec_read_sp_lock() 719 static uint32_t bsec_read_permanent_lock(uint32_t otp, bool *value) in bsec_read_permanent_lock()
|
| /rk3399_ARM-atf/plat/mediatek/drivers/rng/mt8186/ |
| H A D | rng_plat.c | 30 uint32_t value = 0; in trng_wait() local 43 static int trng_write(uint32_t reg, uint32_t value, in trng_write()
|
| /rk3399_ARM-atf/drivers/st/ddr/phy/phyinit/src/ |
| H A D | ddrphy_phyinit_softsetmb.c | 29 uint32_t value) in ddrphy_phyinit_softsetmb()
|
| /rk3399_ARM-atf/drivers/renesas/rcar/qos/ |
| H A D | qos_common.h | 111 static inline void io_write_32(uintptr_t addr, uint32_t value) in io_write_32() 121 static inline void io_write_64(uintptr_t addr, uint64_t value) in io_write_64() 128 uint64_t value; member
|
| /rk3399_ARM-atf/common/ |
| H A D | fdt_wrappers.c | 27 unsigned int cells, uint32_t *value) in fdt_read_uint32_array() 58 uint32_t *value) in fdt_read_uint32() 77 uint64_t *value) in fdt_read_uint64() 110 unsigned int length, void *value) in fdtw_read_bytes() 209 unsigned int cells, void *value) in fdtw_write_inplace_cells() 408 static bool fdtw_xlat_hit(const fdt32_t *value, int child_addr_size, in fdtw_xlat_hit()
|
| /rk3399_ARM-atf/plat/mediatek/mt8173/drivers/timer/ |
| H A D | mt_cpuxgpt.c | 14 static void write_cpuxgpt(unsigned int reg_index, unsigned int value) in write_cpuxgpt()
|
| /rk3399_ARM-atf/drivers/renesas/common/ |
| H A D | common.c | 18 uint32_t value = regval; in cpg_write() local
|
| /rk3399_ARM-atf/drivers/brcm/ |
| H A D | chimp.c | 37 void bcm_chimp_write(uintptr_t addr, uint32_t value) in bcm_chimp_write() 82 uint32_t value; in bcm_chimp_handshake_done() local 144 uint32_t value; in bcm_chimp_nitro_reset() local
|
| /rk3399_ARM-atf/plat/amlogic/axg/ |
| H A D | axg_pm.c | 29 static void axg_pm_set_reset_addr(u_register_t mpidr, uint64_t value) in axg_pm_set_reset_addr() 37 static void axg_pm_reset(u_register_t mpidr, uint32_t value) in axg_pm_reset()
|
| /rk3399_ARM-atf/drivers/nxp/ddr/fsl-mmdc/ |
| H A D | fsl_mmdc.c | 23 static void set_wait_for_bits_clear(void *ptr, unsigned int value, in set_wait_for_bits_clear()
|
| /rk3399_ARM-atf/drivers/nxp/clk/s32cc/ |
| H A D | mc_rgm.c | 26 void mc_rgm_periph_reset(uintptr_t rgm, uint32_t part, uint32_t value) in mc_rgm_periph_reset() 66 void mc_rgm_periph_reset(uintptr_t rgm, uint32_t part, uint32_t value) in mc_rgm_periph_reset()
|
| /rk3399_ARM-atf/drivers/arm/mhu/ |
| H A D | mhu_wrapper_v3_x.c | 60 void *mhu_sender_dev, uint32_t value) in signal_and_wait_for_clear() 105 void *mhu_receiver_dev, uint32_t value) in wait_for_signal() 135 void *mhu_receiver_dev, uint32_t value) in clear_and_wait_for_signal()
|
| /rk3399_ARM-atf/plat/xilinx/common/pm_service/ |
| H A D | pm_ipi.c | 168 uint32_t *value, size_t count) in pm_ipi_buff_read() 223 enum pm_ret_status pm_ipi_buff_read_callb(uint32_t *value, size_t count) in pm_ipi_buff_read_callb() 271 uint32_t *value, size_t count) in pm_ipi_send_sync()
|