| #
0c0b19f4 |
| 07-Oct-2025 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_enhancement_on_secure_and_non_secure_flag" into integration
* changes: feat(xilinx): use common SECURE/NON_SECURE macro fix(xilinx): incorrect usage of SECURE_FLAG
Merge changes from topic "xlnx_enhancement_on_secure_and_non_secure_flag" into integration
* changes: feat(xilinx): use common SECURE/NON_SECURE macro fix(xilinx): incorrect usage of SECURE_FLAG for psci
show more ...
|
| #
4fd510e0 |
| 02-Sep-2025 |
Ronak Jain <ronak.jain@amd.com> |
feat(xilinx): use common SECURE/NON_SECURE macro
Remove platform-specific macro definitions such as SECURE_FLAG and NON_SECURE_FLAG, and replace them with the common macros SECURE and NON_SECURE acr
feat(xilinx): use common SECURE/NON_SECURE macro
Remove platform-specific macro definitions such as SECURE_FLAG and NON_SECURE_FLAG, and replace them with the common macros SECURE and NON_SECURE across all AMD-Xilinx platforms.
Change-Id: I95465e29ac8a9370da135c2113203c3206ecfec0 Signed-off-by: Ronak Jain <ronak.jain@amd.com>
show more ...
|
| #
c48c11e7 |
| 05-Sep-2025 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes I5fcf6578,Ic7792603 into integration
* changes: fix(xilinx): fix missing security flag in suspend path feat(zynqmp): mark IPI calls secure/non-secure
|
| #
8ce93ec9 |
| 28-Jul-2025 |
Ronak Jain <ronak.jain@amd.com> |
feat(zynqmp): mark IPI calls secure/non-secure
Use BIT24 of the IPI command header from payload[0] to identify the caller's security state. If the SMC caller is non-secure, set BIT24 to indicate a n
feat(zynqmp): mark IPI calls secure/non-secure
Use BIT24 of the IPI command header from payload[0] to identify the caller's security state. If the SMC caller is non-secure, set BIT24 to indicate a non-secure origin.
The mechanism is already present in Versal, Versal NET, and Versal Gen 2 platforms. Extend the same support to Zynq UltraScale+ MPSoC (ZU+) to align its behavior with newer SoCs.
Change-Id: Ic77926033e76a53c0fa1a9949e6838ec64bd6ae5 Signed-off-by: Ronak Jain <ronak.jain@amd.com>
show more ...
|
| #
fffde230 |
| 23-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
Merge changes from topic "xlnx_fix_plat_single_ret" into integration
* changes: fix(versal2): modify function to have single return fix(versal-net): modify function to have single return fix(v
Merge changes from topic "xlnx_fix_plat_single_ret" into integration
* changes: fix(versal2): modify function to have single return fix(versal-net): modify function to have single return fix(versal): modify function to have single return fix(xilinx): modify function to have single return fix(zynqmp): modify function to have single return fix(versal-net): add unsigned suffix to match data type fix(versal): add unsigned suffix to match data type fix(versal2): add missing curly braces fix(versal-net): add missing curly braces fix(zynqmp): add missing curly braces
show more ...
|
| #
3f6d4794 |
| 04-Nov-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store th
fix(zynqmp): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store the return value to ensure single return for the function.
Change-Id: Ibff3df16b4c591384467771bc7cb316f1773f1ea Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
9ef62bd8 |
| 23-Dec-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(versal): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal2): typecast expressions to match data type fix(versal-net): typecast expressions to match data type fix(versal): typecast expressions to match data type fix(xilinx): typecast expressions to match data type fix(zynqmp): typecast expressions to match data type fix(zynqmp): align essential type categories fix(zynqmp): typecast expression to match data type fix(xilinx): typecast expression to match data type
show more ...
|
| #
6ae95624 |
| 24-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): typecast operands to match data type
This corrects the MISRA violation C2012-10.3: The value of an expression shall not be assigned to an object with a narrower essential type or of a d
fix(zynqmp): typecast operands to match data type
This corrects the MISRA violation C2012-10.3: The value of an expression shall not be assigned to an object with a narrower essential type or of a different essential type category. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: I141fbc554265173df0ca90c2ddc7f28137c6b0f1 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
e2cc129b |
| 23-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): typecast expression to match data type
This corrects the MISRA violation C2012-10.6: The value of a composite expression shall not be assigned to an object with wider essential type. Ex
fix(zynqmp): typecast expression to match data type
This corrects the MISRA violation C2012-10.6: The value of a composite expression shall not be assigned to an object with wider essential type. Explicitly type casted to match the data type of composite expression.
Change-Id: I6497453f9f7455ae2f1ad8a18760ff0ef41d7c40 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
dddded14 |
| 01-Nov-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_boolc_fn_ret" into integration
* changes: fix(xilinx): avoid altering function parameters fix(versal-net): ignore the unused function return value fix(z
Merge changes from topic "xlnx_fix_plat_boolc_fn_ret" into integration
* changes: fix(xilinx): avoid altering function parameters fix(versal-net): ignore the unused function return value fix(zynqmp): ignore the unused function return value fix(versal-net): modify conditions to have boolean type fix(versal): modify conditions to have boolean type fix(xilinx): modify conditions to have boolean type fix(zynqmp): modify conditions to have boolean type
show more ...
|
| #
a42e6e44 |
| 22-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): modify conditions to have boolean type
This corrects the MISRA violation C2012-14.4: The controlling expression of an if statement and the controlling expression of an iteration-stateme
fix(zynqmp): modify conditions to have boolean type
This corrects the MISRA violation C2012-14.4: The controlling expression of an if statement and the controlling expression of an iteration-statement shall have essentially boolean type. Updated controlling expression to explicitly compare with zero.
Change-Id: I5bf7070db9bced50f5d37a3d9406301585930b50 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
a539dce9 |
| 29-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix(versal): explicitly check operators precedence fix(xilinx): explicitly check operators precedence fix(zynqmp): explicitly check operators precedence fix(versal2): add const qualifier fix(versal): add const qualifier fix(zynqmp): add const qualifier
show more ...
|
| #
5b542313 |
| 22-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression in
fix(zynqmp): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression in parentheses to maintain the precedence.
Change-Id: Id8b901634580bf64cc5022372ba385626f342246 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
bb145c9d |
| 19-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): add const qualifier
This correct the MISRA violation C2012-8.13: A pointer should point to a const-qualified type whenever possible. Added const qualifier to pointer in the function arg
fix(zynqmp): add const qualifier
This correct the MISRA violation C2012-8.13: A pointer should point to a const-qualified type whenever possible. Added const qualifier to pointer in the function arguments.
Change-Id: If1f86a01a8bcd7f9be48b5ca3a6a00df439f2fab Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
d5fe7088 |
| 06-Nov-2023 |
Joanna Farley <joanna.farley@arm.com> |
Merge "feat(zynqmp): remove pm_ioctl_set_sgmii_mode api" into integration
|
| #
7414aaa1 |
| 03-Nov-2023 |
Ronak Jain <ronak.jain@amd.com> |
feat(zynqmp): remove pm_ioctl_set_sgmii_mode api
There are no existing users of pm_ioctl_set_sgmii_mode() API so cleanup the dead code.
Change-Id: I1088d2f5c944bf54fc5fdd554360bdd321ad798a Signed-o
feat(zynqmp): remove pm_ioctl_set_sgmii_mode api
There are no existing users of pm_ioctl_set_sgmii_mode() API so cleanup the dead code.
Change-Id: I1088d2f5c944bf54fc5fdd554360bdd321ad798a Signed-off-by: Ronak Jain <ronak.jain@amd.com>
show more ...
|
| #
e7644eb6 |
| 04-Jul-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "chore(xilinx): reorder include files as per TF-A guidelines" into integration
|
| #
01a326ab |
| 22-Jun-2023 |
Prasad Kummari <prasad.kummari@amd.com> |
chore(xilinx): reorder include files as per TF-A guidelines
This commit reorders the include files in accordance with the guidelines provided by Trusted Firmware-A (TF-A). The include files are rear
chore(xilinx): reorder include files as per TF-A guidelines
This commit reorders the include files in accordance with the guidelines provided by Trusted Firmware-A (TF-A). The include files are rearranged to ensure a consistent and organized structure in the codebase, facilitating better readability and maintainability.
https: //trustedfirmware-a.readthedocs.io/en/latest/process/coding-style.html#headers-and-inclusion https://git.trustedfirmware.org/ci/tf-a-ci-scripts.git/tree/script/static-checks/
For example, to run header check: /tf-a-ci-scripts/script/static-checks/check-include-order.py --tree ${PWD} > Includefileorder.txt
Signed-off-by: Prasad Kummari <prasad.kummari@amd.com> Change-Id: Ia5802722e69859596b94f31ec40755adbf7d865b
show more ...
|
| #
f1b7a99a |
| 23-Jun-2023 |
Joanna Farley <joanna.farley@arm.com> |
Merge "chore(xilinx): follow kernel doc format for functional documentation" into integration
|
| #
de7ed953 |
| 09-Jun-2023 |
Prasad Kummari <prasad.kummari@amd.com> |
chore(xilinx): follow kernel doc format for functional documentation
For TF-A, there is no format specified for functional documentation. For AMD-Xilinx platforms, following kernel-doc format for th
chore(xilinx): follow kernel doc format for functional documentation
For TF-A, there is no format specified for functional documentation. For AMD-Xilinx platforms, following kernel-doc format for the functional documentation to make sure AMD-xilinx documentation is align with actual code.
For example use kernel-doc from linux to call: <linux>/scripts/kernel-doc -man -v 1 >/dev/null file...
Signed-off-by: Prasad Kummari <prasad.kummari@amd.com> Change-Id: Idcc9def408b6c8da35b36f67ef82fc00890e998c
show more ...
|
| #
f1a32f49 |
| 07-Jun-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "chore(xilinx): replace ATF with TFA" into integration
|
| #
c8be2240 |
| 26-Apr-2023 |
Prasad Kummari <prasad.kummari@amd.com> |
chore(xilinx): replace ATF with TFA
Since the Arm Trusted Firmware(ATF) has been renamed to Trusted Firmware-A (TF-A), replace all the instances of ATF from code comments, macros, variables and func
chore(xilinx): replace ATF with TFA
Since the Arm Trusted Firmware(ATF) has been renamed to Trusted Firmware-A (TF-A), replace all the instances of ATF from code comments, macros, variables and functions to TF-A.
Change-Id: Iab448d96158612a3effb4e49943f8d6cb43aaad5 Signed-off-by: Prasad Kummari <prasad.kummari@amd.com> Signed-off-by: Akshay Belsare <akshay.belsare@amd.com>
show more ...
|
| #
d84171b4 |
| 20-Apr-2023 |
Joanna Farley <joanna.farley@arm.com> |
Merge "style(xilinx): replace ARM by Arm in copyrights" into integration
|
| #
619bc13e |
| 14-Apr-2023 |
Michal Simek <michal.simek@amd.com> |
style(xilinx): replace ARM by Arm in copyrights
The commit 6bb49c876c75 ("style(hooks): adds Arm copyright style fix") is enforcing proper case for ARM. That's why fix it in plat/xilinx to make sure
style(xilinx): replace ARM by Arm in copyrights
The commit 6bb49c876c75 ("style(hooks): adds Arm copyright style fix") is enforcing proper case for ARM. That's why fix it in plat/xilinx to make sure that pre-commit.copyright won't be touching platform specific files.
Change-Id: I49c66e18d46ed871a6aa128c9b2a403d0cf83416 Signed-off-by: Michal Simek <michal.simek@amd.com>
show more ...
|
| #
523389e7 |
| 28-Mar-2023 |
Mark Dykes <mark.dykes@arm.com> |
Merge "refactor(xilinx): move versal files to common place" into integration
|